- 您现在的位置：买卖IC网 > PDF目录385341 > GS881Z18T-11 (GSI TECHNOLOGY) 8Mb Pipelined and Flow Through Synchronous NBT SRAMs PDF资料下载
参数资料
| 型号： | GS881Z18T-11 |
| 厂商： | GSI TECHNOLOGY |
| 元件分类： | DRAM |
| 英文描述： | 8Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| 中文描述： | 512K X 18 ZBT SRAM, 11 ns, PQFP100 |
| 封装： | TQFP-100 |
| 文件页数： | 1/34页 |
| 文件大小： | 542K |
| 代理商： | GS881Z18T-11 |
当前第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页
Rev: 1.10 8/2000
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com
NoBL is a trademark of Cypress Semconductor Corp.. NtRAMis a trademark of Samsung Electronics Co.. ZBT is a trademark of Integrated Device Technology, Inc.
1/34
1998, Giga Semconductor, Inc.
Preliminary
GS881Z18/36T-11/100/80/66
8Mb Pipelined and Flow Through
Synchronous NBT SRAMs
100 MHz–66 MHz
3.3 V V
DD
2.5 V and 3.3 V V
DDQ
100-Pin TQFP
Commercial Temp
Industrial Temp
Features
512K x 18 and 256K x 36 configurations
User-configurable Pipelined and Flow Through mode
NBT (No Bus Turn Around) functionality allows zero wait
Read-Write-Read bus utilization
Fully pin-compatible with both pipelined and flow through
NtRAM, NoBL and ZBT SRAMs
IEEE 1149.1 JTAG-compatible Boundary Scan
On-chip write parity checking; even or odd selectable
Pin-compatible with 2M, 4M and 16M devices
3.3 V +10%/–5% core power supply
2.5 V or 3.3 V I/O supply
LBO pin for Linear or Interleave Burst mode
Byte write operation (9-bit Bytes)
3 chip enable signals for easy depth expansion
Clock Control, registered, address, data, and control
ZZ Pin for automatic power-down
JEDEC-standard 100-lead TQFP package
Functional Description
The GS881Z18/36T is an 8Mbit Synchronous Static SRAM.
GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other
pipelined read/double late write or flow through read/single
late write SRAMs, allow utilization of all available bus
bandwidth by eliminating the need to insert deselect cycles
when the device is switched from read to write cycles.
Because it is a synchronous device, address, data inputs, and
read/ write control inputs are captured on the rising edge of the
input clock. Burst order control (LBO) must be tied to a power
rail for proper operation. Asynchronous inputs include the
Sleep mode enable (ZZ) and Output Enable. Output Enable can
be used to override the synchronous control of the output
drivers and turn the RAM's output drivers off at any time.
Write cycles are internally self-timed and initiated by the rising
edge of the clock input. This feature eliminates complex off-
chip write pulse generation required by asynchronous SRAMs
and simplifies input signal timing.
The GS881Z18/36T may be configured by the user to operate
in Pipeline or Flow Through mode. Operating as a pipelined
synchronous device, in addition to the rising-edge-triggered
registers that capture input signals, the device incorporates a
rising-edge-triggered output register. For read cycles, pipelined
SRAM output data is temporarily stored by the edge-triggered
output register during the access cycle and then released to the
output drivers at the next rising edge of clock.
The GS881Z18/36T is implemented with GSI's high
performance CMOS technology and is available in a JEDEC-
Standard 100-pin TQFP package.
-11
-100
-80
-66
Pipeline
3-1-1-1
t
Cycle
t
KQ
I
DD
t
KQ
t
Cycle
I
DD
10 ns
4.5 ns
210 mA
10 ns
4.5 ns
210 mA
12.5 ns
4.8 ns
190 mA
15 ns
5 ns
170 mA
Flow Through
2-1-1-1
11 ns
15 ns
150 mA
12 ns
15 ns
150 mA
14 ns
15 ns
130 mA
18 ns
20 ns
130 mA
A
B
C
D
E
F
R
W
R
W
R
W
Q
A
D
B
Q
C
D
D
Q
E
Q
A
D
B
Q
C
D
D
Q
E
Clock
Address
Read/Write
Flow Through
Data I/O
Pipelined
Data I/O
Flow Through and Pipelined NBT SRAMBack-to-Back Read/Write Cycles
相关PDF资料 |
PDF描述 |
|---|---|
| GS881Z18T-11I | 8Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| GS881Z18T-66 | 8Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| GS881Z18T-66I | 8Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| GS881Z18T-80 | 8Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| GS881Z18T-80I | 8Mb Pipelined and Flow Through Synchronous NBT SRAMs |
相关代理商/技术参数 |
参数描述 |
|---|---|
| GS881Z18T-11I | 制造商:GSI 制造商全称:GSI Technology 功能描述:8Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| GS881Z18T-66 | 制造商:GSI 制造商全称:GSI Technology 功能描述:8Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| GS881Z18T-66I | 制造商:GSI 制造商全称:GSI Technology 功能描述:8Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| GS881Z18T-80 | 制造商:GSI 制造商全称:GSI Technology 功能描述:8Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| GS881Z18T-80I | 制造商:GSI 制造商全称:GSI Technology 功能描述:8Mb Pipelined and Flow Through Synchronous NBT SRAMs |
发布紧急采购，3分钟左右您将得到回复。