参数资料
型号: GS881Z18T-11I
厂商: GSI TECHNOLOGY
元件分类: DRAM
英文描述: 8Mb Pipelined and Flow Through Synchronous NBT SRAMs
中文描述: 512K X 18 ZBT SRAM, 11 ns, PQFP100
封装: TQFP-100
文件页数: 12/34页
文件大小: 542K
代理商: GS881Z18T-11I
Rev: 1.10 8/2000
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com
12/34
1998, Giga Semconductor, Inc.
Preliminary
.
GS881Z18/36T-11/100/80/66
Burst Cycles
Although NBT RAMs are designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from
read to write, multiple back-to-back reads or writes may also be performed. NBT SRAMs provide an on-chip burst address
generator that can be utilized, if desired, to further simplify burst read or write implementations. The ADV control pin, when
driven high, commands the SRAM to advance the internal address counter and use the counter generated address to read or write
the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into
Load mode.
Burst Order
The burst address counter wraps around to its initial state after four addresses (the loaded address and three more) have been
accessed. The burst sequence is determined by the state of the Linear Burst Order pin (LBO). When this pin is Low, a linear burst
sequence is selected. When the RAM is installed with the LBO pin tied high, Interleaved burst sequence is selected. See the tables
below for details.
Mode Pin Functions
Note:
There are pull-up devices on the LBO, DP and FT pins and a pull down device on the ZZ pin, so those input pins can be unconnected and the
chip will operate in the default states as specified in the above table.
Burst Counter Sequences
Linear Burst Sequence
BPR 1999.05.18
Sleep Mode
During normal operation, ZZ must be pulled low, either by the user or by its internal pull down resistor. When ZZ is pulled high,
the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to
low, the SRAM operates normally after 2 cycles of wake up time.
Mode Name
Pin Name
State
L
H or NC
L
H or NC
L or NC
Function
Linear Burst
Interleaved Burst
Flow Through
Pipeline
Active
Standby, I
DD
= I
SB
Check for Odd Parity
Check for Even Parity
Burst Order Control
LBO
Output Register Control
FT
Power Down Control
ZZ
H
ByteSafe Data Parity Control
DP
L
H or NC
Note: The burst counter wraps to initial state on the 5th clock.
I
nterleaved Burst Sequence
Note: The burst counter wraps to initial state on the 5th clock.
A[1:0]
A[1:0]
A[1:0]
A[1:0]
1st address
00
01
10
11
2nd address
01
10
11
00
3rd address
10
11
00
01
4th address
11
00
01
10
A[1:0]
A[1:0]
A[1:0]
A[1:0]
1st address
00
01
10
11
2nd address
01
00
11
10
3rd address
10
11
00
01
4th address
11
10
01
00
相关PDF资料
PDF描述
GS881Z18T-66 8Mb Pipelined and Flow Through Synchronous NBT SRAMs
GS881Z18T-66I 8Mb Pipelined and Flow Through Synchronous NBT SRAMs
GS881Z18T-80 8Mb Pipelined and Flow Through Synchronous NBT SRAMs
GS881Z18T-80I 8Mb Pipelined and Flow Through Synchronous NBT SRAMs
GS881Z36T-100 8Mb Pipelined and Flow Through Synchronous NBT SRAMs
相关代理商/技术参数
参数描述
GS881Z18T-66 制造商:GSI 制造商全称:GSI Technology 功能描述:8Mb Pipelined and Flow Through Synchronous NBT SRAMs
GS881Z18T-66I 制造商:GSI 制造商全称:GSI Technology 功能描述:8Mb Pipelined and Flow Through Synchronous NBT SRAMs
GS881Z18T-80 制造商:GSI 制造商全称:GSI Technology 功能描述:8Mb Pipelined and Flow Through Synchronous NBT SRAMs
GS881Z18T-80I 制造商:GSI 制造商全称:GSI Technology 功能描述:8Mb Pipelined and Flow Through Synchronous NBT SRAMs
GS881Z32BD-150 制造商:GSI 制造商全称:GSI Technology 功能描述:9Mb Pipelined and Flow Through Synchronous NBT SRAM