参数资料
| 型号： | HC55185EVAL2 |
| 厂商： | Intersil |
| 文件页数： | 2/13页 |
| 文件大小： | 0K |
| 描述： | EVALUATION PLATFORM HC55185+T |
| 标准包装： | 1 |
| 系列： | RSLIC18 |
| 类型： | SLIC/CODEC |
| 适用于相关产品： | HC55185 |
| 所含物品： | 完全组装的评估板 |
Application Note 9814
Evaluation Board Functional Description
J5
J6
J10
J4
JP3
J7
JP9
J8
J9
JP7
J11
J3
JP6
JP4
JP8
CODEC
APP CKT
J12
HC55185
APP CKT
JP5
J13
J2
JP1
JP2
JP11
JP12
JP10
J14
J1
S1 S2 S3
S4
S5
S6
CLOCK GENERATION & MUX
J15
FIGURE 2. EVALUATION BOARD FUNCTIONAL DIAGRAM
Evaluation Board Jumper De?nitions
JUMPER
JP1
JP2
JP3
JP4
JP5
JP6
JP7
JP8
JP9
JP10
JP11
JP12
DESCRIPTION
Connects SW- directly to the device Ring terminal of device. Used in conjunction with external load D TA and R TA .
Connects SW+ through test load to the Tip terminal of device. Used in conjunction with external load D TA and R TA .
Connects the VBH to VBL terminal. Should be used with devices without battery switch.
Connects the receive output of the CODEC (U6) to the device receive input VRX. Path is AC coupled with C RX .
Position1, CODEC: Connects the CODEC receive output to the device ringing input. Path is AC coupled by C RS .
Position 2, EXT: Connects the VRS connector J9 to the device ringing input. Path is AC coupled by C RS .
Position 3 TRAP: Connects the VRS connector J9 thru RC network to the device ringing input. Path is AC coupled.
Connects the device transmit output VTX to the CODEC amplifier for transhybrid balance. Path is AC coupled by C TX .
Connects the receive output of CODEC to transhybrid amplifier, AC coupled by C 1 . Normally inserted for proper operation.
Inserting jumper sets the CODEC to A-law coding. Open sets the CODEC to μ -law coding.
Inserting jumper powers down the CODEC. Open provides normal CODEC operation.
Position 1: Sets the CODEC master clock to 2.048MHz.
Position 2: Sets the CODEC master clock to 512kHz
Position 3: Sets the CODEC master clock to 256kHz.
Enables the on board logic multiplexer. Should be installed for single board or back to back evaluations. Remove when driving
BNCs J10 thru J13.
Inserting jumper selects on board clock and frame sync generator. Insert to configure board as master for back to back
evaluations or for single board evaluations. Remove to configure board as slave for back to back evaluations.
4-2
相关PDF资料 |
PDF描述 |
|---|---|
| HE1015 | BOOT CIRCUIT BREAKER 1POLE CLEAR |
| HE1020 | BOOT CIRCUIT BREAKER 2POLE CLEAR |
| HE1050 | BOOT CIRCUIT BREAKER 3POLE CLEAR |
| HE1070 | BOOT CIRCUIT BREAKER 3POLE CLEAR |
| HFW30R-1STE1 | HFW30R-1STE1-FFC/FPC CONN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HC55185FCM | 制造商:Rochester Electronics LLC 功能描述:75V RINGING SLIC WITH 53DB BAL FOR FXS - Bulk |
| HC55185FCMZ | 功能描述:电信线路管理 IC 75V RINGING SLIC W/53DB BAL FOR FXS RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray |
| HC55185FCMZ96 | 功能描述:电信线路管理 IC 75V RINGING SLIC W/53DB BAL FOR FXS RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray |
| HC55185FCR | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HC55185FCRZ | 功能描述:电信线路管理 IC SAME AS HC55185FCM EXCEPT MLF PKG RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。