参数资料
型号: HCTS04KMSR
厂商: INTERSIL CORP
元件分类: 通用总线功能
英文描述: Radiation Hardened Hex Inverter
中文描述: HCT SERIES, HEX 1-INPUT INVERT GATE, CDFP14
封装: CERAMIC, DFP-14
文件页数: 5/9页
文件大小: 49K
代理商: HCTS04KMSR
384
Specifications HCTS04MS
TABLE 7. TOTAL DOSE IRRADIATION
CONFORMANCE
GROUPS
METHOD
TEST
READ AND RECORD
PRE RAD
POST RAD
PRE RAD
POST RAD
Group E Subgroup 2
5005
1, 7, 9
Table 4
1, 9
Table 4 (Note 1)
NOTE:
1. Except FN test which will be performed 100% Go/No-Go.
TABLE 8. STATIC AND DYNAMIC BURN-IN TEST CONNECTIONS
OPEN
GROUND
1/2 VCC = 3V
±
0.5V
VCC = 6V
±
0.5V
OSCILLATOR
50kHz
25kHz
STATIC BURN-IN I TEST CONDITIONS (Note 1)
2, 4, 6, 8, 10, 12
1, 3, 5, 7, 9, 11, 13
-
14
-
-
STATIC BURN-IN II TEST CONNECTIONS (Note 1)
2, 4, 6, 8, 10, 12
7
-
1, 3, 5, 9, 11, 13, 14
-
-
DYNAMIC BURN-IN I TEST CONNECTIONS (Note 2)
-
7
2, 4, 6, 8, 10, 12
14
1, 3, 5, 9, 11, 13
-
NOTES:
1. Each pin except VCC and GND will have a resistor of 10K
±
5% for static burn-in.
2. Each pin except VCC and GND will have a resistor of 1K
±
5% for dynamic burn-in.
TABLE 9. IRRADIATION TEST CONNECTIONS
OPEN
GROUND
VCC = 5V
±
0.5V
2, 4, 6, 8, 10, 12
7
1, 3, 5, 9, 11, 13, 14
NOTE: Each pin except VCC and GND will have a resistor of 47K
±
5% for irradiation testing.
Group E, Subgroup 2, sample size is 4 dice/wafer 0 failures.
Spec Number
518776
相关PDF资料
PDF描述
HCTS04MS Radiation Hardened Hex Inverter
HCTS08DMSR Radiation Hardened Quad 2-Input AND Gate
HCTS08D Radiation Hardened Quad 2-Input AND Gate
HCTS08K Radiation Hardened Quad 2-Input AND Gate
HCTS08MS Radiation Hardened Quad 2-Input AND Gate
相关代理商/技术参数
参数描述
HCTS04MS 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Radiation Hardened Hex Inverter
HCTS08D 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Radiation Hardened Quad 2-Input AND Gate
HCTS08DMSR 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Radiation Hardened Quad 2-Input AND Gate
HCTS08HMSR 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Radiation Hardened Quad 2-Input AND Gate
HCTS08K 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Radiation Hardened Quad 2-Input AND Gate