- 您现在的位置：买卖IC网 > PDF目录2034 > HEF4059BT,653 (NXP Semiconductors)IC PROG DIV-BY-N COUNTER 24SOIC PDF资料下载
参数资料
| 型号： | HEF4059BT,653 |
| 厂商： | NXP Semiconductors |
| 文件页数： | 4/6页 |
| 文件大小： | 0K |
| 描述： | IC PROG DIV-BY-N COUNTER 24SOIC |
| 产品培训模块： | Logic Packages |
| 标准包装： | 1,000 |
| 系列： | 4000B |
| 逻辑类型： | 除以 N |
| 方向： | 下 |
| 元件数： | 1 |
| 每个元件的位元数： | 16 |
| 复位： | 异步 |
| 计数速率： | 20MHz |
| 触发器类型： | 正边沿 |
| 电源电压： | 4.5 V ~ 15.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 24-SO |
| 包装： | 带卷 (TR) |
| 其它名称： | 933645510653 HEF4059BT-T HEF4059BT-T-ND |
January 1995
4
Philips Semiconductors
Product specication
Programmable divide-by-n counter
HEF4059B
LSI
Figure 3 illustrates the operation of the counter in mode
÷ 8 starting from the preset state 3.
Fig.3 Total count of 3.
CP INPUT
Kc INPUT
(Ka, Kb = LOW)
internal state
of counter
O OUTPUT
If the ‘master preset’ mode is started two clock cycles or
less before an output pulse, the output pulse will appear at
the time due. If the ‘master preset’ mode is not used the
counter is preset in accordance with the ‘jam inputs when
the output pulse appears. A HIGH level at the latch enable
input (EL) will cause the counter output to go HIGH once
an output pulse occurs, and remain in the HIGH state until
EL input returns to LOW. If the EL input is LOW, the output
pulse will remain HIGH for only one cycle of the clock input
signal.
When Ka = L, Kb = H, Kc = L and EL = L, the counter
operates in the ‘preset inhibit’ mode, with which the
dividend of the counter is fixed to 10 000, independent of
the state of the jam inputs.
When in the same state of mode select inputs EL = H, the
counter operates in the normal
÷ 10 mode, however,
without the latch operation at the output.
Schmitt-trigger action in the clock input makes the circuit
highly tolerant to slower clock rise and fall times.
相关PDF资料 |
PDF描述 |
|---|---|
| HGC1M-EC | HEEL GROUNDER ASSY ECONOMY W/RES |
| HGC1M-N72-BLU | ESD HEEL GROUNDER BLUE CUP STYLE |
| IDT74ALVC16835PFG8 | IC UNIV BUS DVR 18BIT 56TVSOP |
| IDT74ALVCF162835APFG | IC UNIV BUS DVR 18BIT 56TVSOP |
| IDT74ALVCH162373PVG | IC XPARENT LATCH 16BIT D 48-SSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HEF4059BTD | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Prescaler/Frequency Divider |
| HEF4059BTD-T | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Prescaler/Frequency Divider |
| HEF4059BT-T | 功能描述:计数器移位寄存器 PROGRMABLE DIVIDE BY N COUNTER RoHS:否 制造商:Texas Instruments 计数器类型: 计数顺序:Serial to Serial/Parallel 电路数量:1 封装 / 箱体:SOIC-20 Wide 逻辑系列: 逻辑类型: 输入线路数量:1 输出类型:Open Drain 传播延迟时间:650 ns 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装:Reel |
| HEF4060B | 制造商:未知厂家 制造商全称:未知厂家 功能描述:14-stage ripple-carry binary counter/divider and oscillator |
| HEF4060BD | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:14-stage ripple-carry binary counter/divider and oscillator |
发布紧急采购，3分钟左右您将得到回复。