- 您现在的位置：买卖IC网 > PDF目录371807 > HFA3783IN96 (INTERSIL CORP) I/Q Modulator/Demodulator and Synthesizer PDF资料下载
参数资料
| 型号： | HFA3783IN96 |
| 厂商： | INTERSIL CORP |
| 元件分类： | 衰减器 |
| 英文描述： | I/Q Modulator/Demodulator and Synthesizer |
| 中文描述： | 70 MHz - 600 MHz RF/MICROWAVE I/Q MODEM |
| 封装： | PLASTIC, LQFP-48 |
| 文件页数： | 20/34页 |
| 文件大小： | 608K |
| 代理商： | HFA3783IN96 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页
20
steering mechanism for gain control. The amplifier main
function is controlling the power output of the transmit signal
and has very linear AGC characteristics as shown in Figure
35. The differential open collector outputs require V
CC
biasing as with any open collector application and exhibit
high isolation. The HFA3783 output impedance is constant
whether in the receive or transmit mode. Consequently, a
combination matching network with the use of a single SAW
filter can be used for both halves of the duplex operation.
Single ended operation is discouraged due to; TX and RX
return loss variation, loss of power output and lack of
cancellation of PLL induced spurious signals. Differential
summing match networks are strongly recommended when
using single end SAW devices. S parameters for the output
port are available in the S Parameter Tables section.
The AGC amplifier feature an output compression level of
1V
P-P
, with a cascaded performance capable of generating
a typical CW power of -10dBm into 250
when differential
inputs of 250mV DC are applied to both “I” and “Q” inputs.
IF interface
Both modulator and demodulator of the HFA3783 AC
Cascaded Specifications in this document were
characterized in a 250
system. The high impedance of the
receive input and the open collector output structure of the
transmit channel permit the use of a combination match
network capable of interfacing with only one differential filter
device in duplex operation. In addition, the HFA3783 input
and output impedances have small variations when the
device changes its mode of operation from transmit to
receive. The system impedance (250
) is defined by the
filter input/output impedance including its own match
networks and this value has been chosen as a compromise
between current consumption, voltage swing and therefore
compression. A higher system Zo can compromise the
voltage swing capabilities due to the low voltage operation of
the HFA3783 and a low system Zo affects the power supply
current consumed by the application in general, for the same
RF power budget.
The output match network of the transmit output, includes a
differential “L” match network used to bias the differential
collectors which are of high impedance. This high
impedance is lowered to a value of around 2K
by a parallel
resistor placed across the collector terminals. This value
sets the output impedance of the two collectors and also
serves as a compromise value for the loaded “Q” of the
network for a desired system bandwidth. The other side of
the match network is set to match 250
(from a filter match
application) and is directly connected to the receive
differential terminals; therefore presenting a controlled
termination to the high input impedance port of the receive
AGC. The use of DC blocking capacitors is needed to avoid
a DC path between the HFA3783 receive terminals and is
maybe optional depending of the differential network used to
match an external filter to a 250
system.
As with any differential network, symmetry is paramount.
The use of matched length lines and good differential
isolation, helps the structure reject common mode induced
signals from other parts of the system. Special attention to
the collector outputs is necessary to reject V
CC
induced
spurious signals and to reject internally induced PLL
spurious tones. Although the network topology is simple
theoretically, its implementation is challenged by layout
routing and parasitics which have to be taken into
consideration.
FILTER MATCH
NETWORK
FILTER
250
250
AVOID GROUND RETURN
FOR V
BYPASS
CLOSE TO PIN 5 GND.
V
CC
PIN 3
PIN 4
PIN 8
PIN 9
HFA3783
FIGURE 7. SIMPLIFIED IF INPUT/OUTPUT COMBINED MATCH
NETWORK
HFA3783
相关PDF资料 |
PDF描述 |
|---|---|
| HFA3783 | 288 MACROCELL 3.3 VOLT ISP CPLD |
| HFA3783IN | I/Q Modulator/Demodulator and Synthesizer |
| HFA3824AIV96 | JT 5C 5#20 PIN WALL RECP |
| HFA3824AIV | Direct Sequence Spread Spectrum Baseband Processor |
| HFA3824A | Direct Sequence Spread Spectrum Baseband Processor |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HFA3824 WAF | 制造商:Harris Corporation 功能描述: |
| HFA3824A | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Direct Sequence Spread Spectrum Baseband Processor |
| HFA3824AIV | 制造商:Rochester Electronics LLC 功能描述:BASEBAND PROCESSOR - Bulk |
| HFA3824AIV WAF | 制造商:Harris Corporation 功能描述: |
| HFA3824AIV96 | 制造商:Rochester Electronics LLC 功能描述:BASEBAND PROCESSOR - Bulk |
发布紧急采购，3分钟左右您将得到回复。