12
FN4071.12
September 20, 2006
Signal to Noise Ratio (SNR) is the ratio of a fundamental to
the noise floor of the analog output. The first 5 harmonics
are ignored, and an output filter of 1/2 the clock frequency is
used to eliminate alias products.
Total Harmonic Distortion (THD) is the ratio of the DAC
output fundamental to the RMS sum of the harmonics. The
first 5 harmonics are included, and an output filter of 1/2 the
clock frequency is used to eliminate alias products.
Spurious Free Dynamic Range (SFDR) is the amplitude
difference from a fundamental to the largest harmonically or
non-harmonically related spur. A sine wave is loaded into
the D/A and the output filtered at 1/2 the clock frequency to
eliminate noise from clocking alias terms.
Multi-Tone Power Ratio (MTPR) is the amplitude difference
from peak amplitude to peak distortion (either harmonic or
non-harmonic). An 8 tone pattern is loaded into the D/A. The
tone spacing of this pattern (
f) is created such that tones 1
through 4 and 5 through 8 are spaced equally, with tones 4
and 5 spaced at 2
f. MTPR is measured as the dynamic
range from peak power to peak distortion in the 2
f gap.
Intermodulation Distortion (IMD) is the measure of the
sum and difference products produced when a two tone
input is driven into the D/A. The distortion products created
will arise at sum and difference frequencies of the two tones.
IMD can be calculated using the following equation:
IMD
20Log (RMS of Sum and Difference Distortion Products)
RMS Amplitude of the Fundamental
()
-------------------------------------------------------------------------------------------------------------------------------------------------------
=
ENCODER
CONTROLLER
BASEBAND
BIT
STREAM
K9
C11
B11
33 MSPS
CLK
MOD2
MOD1
HSP45106
SIN15
R4
50
1
2
3
4
5
6
7
8
9
10
15
28
17
18
U2
D13 (MSB)
D12
D11
D10
D9
D8
D7
D6
D5
D4
DVCC
VCC
16
U1
CLK
DGND
HI5741
DVEE
DGND
-5.2V_D
AVEE
AVSS
IOUT
IOUT/
C AMP OUT
C AMP IN
RSET
ARET
REF OUT
21
20
24
25
26
23
19
27
22
R1
64
R2
64
R3
976
C2 0.1F
C1 0.01F
-5.2V_A
FILTER
TO RF
UP-CONVERT
STAGE
L2
10
H
L1
10
H
-5.2V_A
-5.2V_D
C10
MOD0
A11
F10
F9
F11
H11
G11
G9
J11
G10
D10
J10
K11
B8
B6
B7
A7
C7
C6
A6
A5
C5
A4
B4
A3
A2
B3
A1
B10
B9
A10
E11
E9
H10
K2
J2
A8
VCC
PMSEL
ENPOREG
ENOFREG
ENCFREG
ENPHAC
ENTIREG
INHOFR
INITPAC
INITTAC
TEST
PARSER
BINFMT
C15_MSB
C4
C13
C12
C11
C10
C9
C8
C7
C6
C5
C4
C3
C2
C1
C0
A2
A1
A0
CS
WR
PACI
OES
OEC
DACSTRB
SIN14
SIN13
SIN12
SIN11
SIN10
SIN9
SIN8
SIN7
SIN6
SIN5
SIN4
SIN3
SIN2
SIN1
SIN0
L1
K3
L2
L3
L4
J5
K5
L5
K6
J6
J7
L7
L6
L8
K8
L9
L10
COS15
COS14
COS13
COS12
COS11
COS10
COS9
COS8
COS7
COS6
COS5
COS4
COS3
COS2
COS1
COS0
TICO
C2
B1
C1
D1
E3
E2
E1
F2
F3
G3
G1
G2
H1
H2
J1
K1
B2
11
12
D3
D2
-5.2V_A
13
14
D1
D0 (LSB)
FIGURE 27. PSK MODULATOR USING THE HI5741 AND HSP45106 16-BIT NCO
HI5741