- 您现在的位置：买卖IC网 > PDF目录10501 > HI7190IBZ (Intersil)IC ADC 24BIT PROGBL SER 20-SOIC PDF资料下载
参数资料
| 型号： | HI7190IBZ |
| 厂商： | Intersil |
| 文件页数： | 21/25页 |
| 文件大小： | 0K |
| 描述： | IC ADC 24BIT PROGBL SER 20-SOIC |
| 产品培训模块： | Solutions for Industrial Control Applications |
| 标准包装： | 38 |
| 位数： | 24 |
| 数据接口： | 串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 32.5mW |
| 电压电源： | 模拟和数字，双 ± |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 20-SOIC W |
| 包装： | 管件 |
| 输入数目和类型： | 1 个差分，单极；1 个差分，双极 |
5
FN3612.10
June 27, 2006
Input Capacitance, CIN
VIN = 0V
-
5.0
-
pF
DIGITAL OUTPUTS
Output Logic High Voltage, VOH
IOUT = -100μA (Note 7)
2.4
-
V
Output Logic Low Voltage, VOL
IOUT = 3mA (Note 7)
-
0.4
V
Output Three-State Leakage Current,
IOZ
VOUT = 0V, +5V (Note 7)
-10
1
10
μA
Digital Output Capacitance, COUT
-10
-
pF
TIMING CHARACTERISTICS
SCLK Minimum Cycle Time, tSCLK
200
-
ns
SCLK Minimum Pulse Width, tSCLKPW
50
-
ns
CS to SCLK Precharge Time, tPRE
50
-
ns
DRDY Minimum High Pulse Width
(Notes 2, 7)
500
-
ns
Data Setup to SCLK Rising Edge (Write),
tDSU
50
-
ns
Data Hold from SCLK Rising Edge
(Write), tDHLD
0-
-
ns
Data Read Access from Instruction Byte
Write, tACC
(Note 7)
-
40
ns
Read Bit Valid from SCLK Falling Edge,
tDV
(Note 7)
-
40
ns
Last Data Transfer to Data Ready
Inactive, tDRDY
(Note 7)
-
35
-
ns
RESET Low Pulse Width
(Note 2)
100
-
ns
SYNC Low Pulse Width
(Note 2)
100
-
ns
Oscillator Clock Frequency
(Note 2)
0.1
-
10
MHz
Output Rise/Fall Time
(Note 2)
-
30
ns
Input Rise/Fall Time
(Note 2)
-
1
μs
POWER SUPPLY CHARACTERISTICS
IAVDD
--
1.5
mA
IAVSS
--
2.0
mA
IDVDD
SCLK = 4MHz
-
3.0
mA
Power Dissipation, Active PDA
SB = ‘0’
-
15
32.5
mW
Power Dissipation, Standby PDS
SB = ‘1’
-
5
-
mW
PSRR
(Note 3)
-
-70
-
dB
NOTES:
2. Parameter guaranteed by design or characterization, not production tested.
3. Applies to both bipolar and unipolar input ranges.
4. These errors can be removed by re-calibrating at the desired operating temperature.
5. Applies after system calibration.
6. Fully differential input signal source is used.
7. See Load Test Circuit, Figure 4, R1 = 10k
Ω, C
L = 50pF.
8. 1 LSB = 298nV at 24 bits for a Full Scale Range of 5V.
9. VREF = VRHI - VRLO.
10. These errors are on the order of the output noise shown in Table 1.
11. All inputs except OSC1. The OSC1 input VIH is 3.5V minimum.
Electrical Specifications
AVDD = +5V, AVSS = -5V, DVDD = +5V, VRHI = +2.5V, VRLO = AGND = 0V, VCM = AGND,
PGIA Gain = 1, OSCIN = 10MHz, Bipolar Input Range Selected, fN = 10Hz (Continued)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNITS
HI7190
相关PDF资料 |
PDF描述 |
|---|---|
| MAX3430CPA+ | IC TXRX RS-485 3.3V 8-DIP |
| MAX243CWE+ | IC RS-232 DRVR/RCVR 16-SOIC |
| MAX11212BEUB+ | IC ADC 18BIT SRL 13.75SPS 10UMAX |
| MAX11619EEE+ | IC ADC 10BIT SRL 300KSPS 16QSOP |
| VI-B4F-MW | CONVERTER MOD DC/DC 72V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HI7190IBZ-T | 功能描述:模数转换器 - ADC ADC 24BIT 10MHZ SIGMADELTA 20 IND RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| HI7190IP | 功能描述:IC ADC 24BIT PROGBL SER 20-PDIP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:12 采样率（每秒）:3M 数据接口:- 转换器数目:- 功率耗散（最大）:- 电压电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-23-6 包装:带卷 (TR) 输入数目和类型:- |
| HI7190IPZ | 功能描述:模数转换器 - ADC W/ANNEAL ADC 24BIT 1 0HZ SIGMADELTA RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| HI7191 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:24-Bit, High Precision, Sigma Delta A/D Converter |
| HI7191_06 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:24-Bit, High Precision, Sigma Delta A/D Converter |
发布紧急采购，3分钟左右您将得到回复。