参数资料
| 型号： | HI7191IPZ |
| 厂商： | Intersil |
| 文件页数： | 23/25页 |
| 文件大小： | 0K |
| 描述： | IC ADC 24BIT PROGBL SER 20-PDIP |
| 产品培训模块： | Solutions for Industrial Control Applications |
| 标准包装： | 180 |
| 位数： | 24 |
| 数据接口： | 串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 32.5mW |
| 电压电源： | 模拟和数字，双 ± |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 通孔 |
| 封装/外壳： | 20-DIP（0.300"，7.62mm） |
| 供应商设备封装： | 20-PDIP |
| 包装： | 管件 |
| 输入数目和类型： | 1 个差分，单极；1 个差分，双极 |
7
FN4138.8
June 1, 2006
Load Test Circuit
Pin Descriptions
20 LEAD
DIP, SOIC
PIN NAME
DESCRIPTION
1
SCLK
Serial Interface Clock. Synchronizes serial data transfers. Data is input on the rising edge and output on the
falling edge.
2
SDO
Serial Data OUT. Serial data is read from this line when using a 3-wire serial protocol such as the
Motorola Serial Peripheral Interface.
3
SDIO
Serial Data IN or OUT. This line is bidirectional programmable and interfaces directly to the Intel Standard Serial
Interface using a 2-wire serial protocol.
4CS
Chip Select Input. Used to select the HI7191 for a serial data transfer cycle. This line can be tied to DGND.
5
DRDY
An Active Low Interrupt indicating that a new data word is available for reading.
6
DGND
Digital Supply Ground.
7AVSS
Negative Analog Power Supply (-5V).
8VRLO
External Reference Input. Should be negative referenced to VRHI.
9VRHI
External Reference Input. Should be positive referenced to VRLO.
10
VCM
Common Mode Input. Should be set to halfway between AVDD and AVSS.
11
VINLO
Analog Input LO. Negative input of the PGIA.
12
VINHI
Analog Input HI. Positive input of the PGIA. The VINHI input is connected to a current source that can be used to check the
condition of an external transducer. This current source is controlled via the Control Register.
13
AVDD
Positive Analog Power Supply (+5V).
14
AGND
Analog Supply Ground.
15
DVDD
Positive Digital Supply (+5V).
16
OSC2
Used to connect a crystal source between OSC1 and OSC2. Leave open otherwise.
17
OSC1
Oscillator Clock Input for the device. A crystal connected between OSC1 and OSC2 will provide a clock to the device,
or an external oscillator can drive OSC1. The oscillator frequency should be 10MHz (Typ).
18
RESET
Active Low Reset Pin. Used to initialize the HI7191 registers, filter and state machines.
19
SYNC
Active Low Sync Input. Used to control the synchronization of a number of HI7191s. A logic ‘0’ initializes the converter.
20
MODE
Mode Pin. Used to select between Synchronous Self Clocking (Mode = 1) or Synchronous External Clocking
(Mode = 0) for the Serial Port.
ESD Test Circuits
FIGURE 5A.
FIGURE 5B.
FIGURE 5.
V1
R1
CL (INCLUDES STRAY
DUT
CAPACITANCE)
FIGURE 4.
DUT
HUMAN BODY
CESD = 100pF
MACHINE MODEL
CESD = 200pF
R1
CESD
R1 = 10MΩ
R2
R2 = 1.5kΩ
R2 = 0Ω
±
V
CHARGED DEVICE MODEL
R1
R1 = 1GΩ
R2
R2 = 1Ω
±
V
DUT
DIELECTRIC
HI7191
相关PDF资料 |
PDF描述 |
|---|---|
| MS27473T12A22P | CONN PLUG 22POS STRAIGHT W/PINS |
| VE-26R-IW-F4 | CONVERTER MOD DC/DC 7.5V 100W |
| VI-B6T-MY | CONVERTER MOD DC/DC 6.5V 50W |
| HI5805BIBZ | CONV A/D 12BIT 5MSPS 28-SOIC |
| ICS1893BFILFT | PHYCEIVER LOW PWR 3.3V 48-SSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HI73127 | 制造商:Hanna 功能描述:Bulk |
| HI-73127 | 制造商:HANNA INSTRUMENTS 功能描述:ELECTRODE SPARE 制造商:HANNA INSTRUMENTS 功能描述:ELECTRODE, SPARE 制造商:HANNA INSTRUMENTS 功能描述:ELECTRODE, SPARE; pH Measuring Ranges:- |
| HI765PWL | 制造商:Hanna 功能描述: |
| HI766C | 制造商:Hanna 功能描述: |
| HI770710P | 制造商:Hanna 功能描述:Bulk |
发布紧急采购，3分钟左右您将得到回复。