参数资料
型号: HIP6019EVAL1
厂商: Intersil Corporation
元件分类: 基准电压源/电流源
英文描述: Advanced Dual PWM and Dual Linear Power Control
中文描述: 先进的双PWM和线性双电源控制
文件页数: 6/15页
文件大小: 152K
代理商: HIP6019EVAL1
2-257
Functional Pin Description
VSEN1, VSEN2 (Pins 22 and 15)
These pins are connected to the PWM converters’ output
voltages. The PGOOD and OVP comparator circuits use
these signals to report output voltage status and for over-
voltage protection. VSEN2 provides the input power to the
integrated linear regulator.
OCSET1, OCSET2 (Pins 23 and 9)
Connect a resistor (R
OCSET
) from this pin to the drain of the
respective upper MOSFET. R
OCSET
, an internal 200
μ
A
current source (I
OCSET
), and the upper MOSFET on-
resistance (r
DS(ON)
) set the converter over-current (OC) trip
point according to the following equation:
×
DS ON
)
An over-current trip cycles the soft-start function. Sustaining an
over-current for 2 soft-start intervals shuts down the controller.
Additionally, OCSET1 is an output for the inverted FAULT
signal (FAULT). If a fault condition causes FAULT to go high,
OCSET1 will be simultaneously pulled to ground though an
internal MOS device (typical r
DS(ON)
= 100
).
SS (Pin 12)
Connect a capacitor from this pin to ground. This capacitor,
along with an internal 11
μ
A current source, sets the soft-
start interval of the converter.
Pulling this pin low (typically below 1.0V) with an open drain
signal will shutdown the IC.
VID0, VID1, VID2, VID3, VID4 (Pins 7, 6, 5, 4 and 3)
VID0-4 are the input pins to the 5-bit DAC. The states of these
five pins program the internal voltage reference (DACOUT).
The level of DACOUT sets the core converter output voltage
(V
OUT1
). It also sets the core PGOOD and OVP thresholds.
COMP1, COMP2, and FB1, FB2
(Pins 20, 11, 21, and 10)
COMP1, 2 and FB1, 2 are the available external pins of the
PWM error amplifiers. Both the FB pins are the inverting
input of the error amplifiers. Similarly, the COMP pins are the
error amplifier outputs. These pins are used to compensate
the voltage-control feedback loops of the PWM converters.
GND (Pin 17)
Signal ground for the IC. All voltage levels are measured with
respect to this pin.
PGOOD (Pin 8)
PGOOD is an open collector output used to indicate the
status of the PWM converter output voltages. This pin is
pulled low when the core output is not within
±
10% of the
DACOUT reference voltage, or when any of the other
outputs are below their under-voltage thresholds.
The PGOOD output is open for VID codes that inhibit
operation. See Table 1.
PHASE1, PHASE2 (Pins 26 and 2)
Connect the PHASE pins to the respective PWM
converter’s upper MOSFET source. These pins are used to
monitor the voltage drop across the upper MOSFETs for
over-current protection.
UGATE1, UGATE2 (Pins 27 and 1)
Connect UGATE pins to the respective PWM converter’s
upper MOSFET gate. These pins provide the gate drive for
the upper MOSFETs.
PGND (Pin 24)
This is the power ground connection. Tie the synchronous
PWM converter’s lower MOSFET source to this pin.
LGATE1 (Pin 25)
Connect LGATE1 to the synchronous PWM converter’s lower
MOSFET gate. This pin provides the gate drive for the lower
MOSFET.
VCC (Pin 28)
Provide a 12V bias supply for the IC to this pin. This pin also
provides the gate bias charge for all the MOSFETs
controlled by the IC.
FAULT/RT (Pin 13)
This pin provides oscillator switching frequency adjustment.
By placing a resistor (R
T
) from this pin to GND, the nominal
200kHz switching frequency is increased according to the
following equation:
Conversely, connecting a pull-up resistor (R
T
) from this pin
to VCC reduces the switching frequency according to the
following equation:
Nominally, this pin voltage is 1.26V, but is pulled to VCC in
the event of an over-voltage or over-current condition.
GATE3 (Pin 18)
Connect this pin to the gate of an external MOSFET. This pin
provides the drive for the linear controller’s pass transistor.
FB3 (Pin 19)
Connect this pin to a resistor divider to set the linear
controller output.
VOUT4 (Pin 16)
Output of the linear regulator. Supplies current up to 230mA.
I
PEAK
I
---------------------------------------------------
R
=
Fs
200kHz
T
6
)
--------------------
+
(R
T
to GND)
Fs
200kHz
T
7
)
--------------------
(R
T
to 12V)
HIP6019
相关PDF资料
PDF描述
HIP6019 5-BIT PROGRAMMABLE SYNCHRONOUS BUCK, NON-SYNCHRONOUS,ADJUSTABLE LDO AND 200mA ON-BOARD LDO
HIP6020A Advanced Dual PWM and Dual Linear Power Controller
HIP6020ACB Advanced Dual PWM and Dual Linear Power Controller
HIP6020EVAL1 Advanced Dual PWM and Dual Linear Power Controller
HIP6020 FPGA - 100000 SYSTEM GATE 2.5 VOLT - NOT RECOMMENDED for NEW DESIGN
相关代理商/技术参数
参数描述
HIP6020 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Advanced Dual PWM and Dual Linear Power Controller
HIP6020A 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Advanced Dual PWM and Dual Linear Power Controller
HIP6020A_01 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Advanced Dual PWM and Dual Linear Power Controller
HIP6020ACB 制造商:Intersil Corporation 功能描述:
HIP6020ACB WAF 制造商:Harris Corporation 功能描述: