- 您现在的位置：买卖IC网 > PDF目录385382 > HIP6502CB (INTERSIL CORP) Multiple Linear Power Controller with ACPI Control Interface PDF资料下载
参数资料
| 型号： | HIP6502CB |
| 厂商： | INTERSIL CORP |
| 元件分类： | 电源管理 |
| 英文描述： | Multiple Linear Power Controller with ACPI Control Interface |
| 中文描述： | 9-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO20 |
| 封装： | PLASTIC, MS-013-AC, SOIC-20 |
| 文件页数： | 10/14页 |
| 文件大小： | 147K |
| 代理商： | HIP6502CB |
10
temperature cycling occurs until the fault-causing condition
is removed.
Output Voltages
The output voltages are internally set and do not require any
external components. Selection of the memory voltages is
done by means of the MSEL pin. Leaving the MSEL pin
floating enables support of both memory outputs. Pulling the
MSEL pin below 0.9V enables support only for the 2.5V
MEM
output. It is important to notice that in a typical application
(such as that presented in Figure 3), setting the MSEL low
will not prevent the 3.3V
MEM
from being operational in active
state. Pulling the MSEL pin above 2.9V enables 3.3V
MEM
output support, only. Following every 3.3V
SB
ramp-up, chip
reset (see Soft-Start Circuit), or at the exit from an S4/S5
sleep state, the MSEL setting is latched in. During active
state (S0/S1/S2) and S3 sleep state, any changes in MSEL
status are ignored.
Application Guidelines
Soft-Start Interval
The 5VSB output of a typical ATX supply is capable of
725mA. During power-up in a sleep state, it needs to provide
sufficient current to charge up all the output capacitors and
simultaneously provide some amount of current to the output
loads. Drawing excessive amounts of current from the 5VSB
output of the ATX can lead to voltage collapse and induce a
pattern of consecutive restarts with unknown effects on the
system’s behavior or health.
The built-in soft-start circuitry allows tight control of the slew-
up speed of the output voltages controlled by the HIP6502,
thus enabling power-ups free of supply drop-off events.
Since the outputs are ramped up in a linear fashion, the
current dedicated to charging the output capacitors can be
calculated with the following formula:
I
SS
, where
I
SS
- soft-start current (typically 10
μ
A)
C
SS
- soft-start capacitor
V
BG
- bandgap voltage (typically 1.26V)
Σ
(
C
OUT
x V
OUT
) - sum of the products between the
capacitance and the voltage of an output (total charge
delivered to all outputs)
Due to the various system timing events, it is recommended
that the soft-start interval not be set to exceed 30ms.
Shutdown
In case of a FAULT condition that might endanger the
computer system, or at any other time, all the HIP6502
outputs can be shut down by pulling the SS pin below the
specified shutdown level (typically 0.8V) with an open drain
or open collector device capable of sinking a minimum of
2mA. Pulling the SS pin low effectively shuts down all the
pass elements. Upon release of the SS pin, the HIP6502
undergoes a new soft-start cycle and resumes normal
operation in accordance to the ATX supply and control pins
status.
Layout Considerations
The typical application employing a HIP6502 is a fairly
straight forward implementation. Like with any other linear
regulator, attention has to be paid to the few potentially
sensitive small signal components, such as those connected
to sensitive nodes or those supplying critical by-pass
current.
The power components (pass transistors) and the controller
IC should be placed first. The controller should be placed in
a central position on the motherboard, closer to the memory
load if possible, but not excessively far from the clock chip or
the processor. Insure the VSEN1 and VSEN2 connections
are properly sized to carry 250mA without significant
resistive losses; similar guideline applies to the VCLK
output, which can deliver as much as 800mA (typical). As
the current for the VCLK output is provided from the ATX
3.3V, the connection from the 3V3 pin to the 3.3V plane
should be sized to carry the maximum clock output current
while exhibiting negligible voltage losses. Similarly, the 5VSB
pin and the 5V pin are carrying significant levels of current -
for best results, insure these pins are connected to their
respective sources through adequate traces. The pass
transistors should be placed on pads capable of heatsinking
matching the device’s power dissipation. Where applicable,
multiple via connections to a large internal plane can
significantly lower localized device temperature rise.
Placement of the decoupling and bulk capacitors should
follow a placement reflecting their purpose. As such, the
high-frequency decoupling capacitors should be placed as
close as possible to the load they are decoupling; the ones
decoupling the controller close to the controller pins, the
ones decoupling the load close to the load connector or the
load itself (if embedded). Even though bulk capacitance
(aluminum electrolytics or tantalum capacitors) placement is
not as critical as the high-frequency capacitor placement,
having these capacitors close to the load they serve is
preferable.
The only critical small signal component is the soft-start
capacitor, C
SS
. Locate this component close to SS pin of the
control IC and connect to ground through a via placed close
to the capacitor’s ground pad. Minimize any leakage current
paths from SS node, since the internal current source is only
10
μ
A.
I
COUT
BG
-----------------------------
Σ
C
OUT
V
OUT
×
(
)
×
=
HIP6502
相关PDF资料 |
PDF描述 |
|---|---|
| HIP6503EVAL1 | Multiple Linear Power Controller with ACPI Control Interface |
| HIP6503CB | Circular Connector; No. of Contacts:37; Series:MS27467; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:15; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:15-35 |
| HIP6503 | Multiple Linear Power Controller with ACPI Control Interface(集成了多个线性电源控制器的芯片（ACPI控制接口）) |
| HIP6602ACB | FPGA 1600000 SYSTEM GATE 1.8 VOLT - NOT RECOMMENDED for NEW DESIGN |
| HIP6602ACR | FPGA 1600000 SYSTEM GATE 1.8 VOLT - NOT RECOMMENDED for NEW DESIGN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HIP6502CB-T | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| HIP6502EVAL1 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Multiple Linear Power Controller with ACPI Control Interface |
| HIP6503 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Multiple Linear Power Controller with ACPI Control Interface |
| HIP6503_05 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Multiple Linear Power Controller with ACPI Control Interface |
| HIP6503CB | 制造商:Rochester Electronics LLC 功能描述:ACPI POWER MANAGEMENT CIRCUIT,20LD SOIC - Bulk 制造商:Intel 功能描述:9-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO20 制造商:Intersil Corporation 功能描述:9-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO20 |
发布紧急采购，3分钟左右您将得到回复。