参数资料
型号: HM51S4265DTT-6
元件分类: DRAM
英文描述: 256K X 16 EDO DRAM, 60 ns, PDSO40
封装: 0.400 INCH, PLASTIC, MO-133BA, TSOP2-44/40
文件页数: 7/33页
文件大小: 331K
代理商: HM51S4265DTT-6
HM514265D Series, HM51S4265D Series
15
Notes concerning 2CAS control
Please do not separate the UCAS/LCAS operation timing intentionally.
However skew between
UCAS/LCAS are allowed under the following conditions.
1. Each of the UCAS/LCAS should satisfy the timing specifications individually.
2. Different operation mode for upper/lower byte is not allowed; such as following.
RAS
UCAS
LCAS
WE
Delayed write
Early write
3. Closely separated upper/lower byte control is not allowed. However when the condition (t
CP ≤ tUL) is
satisfied, fast page mode can be performed.
RAS
UCAS
LCAS
tUL
4. Byte control operation by remaining UCAS or LCAS high is guaranteed.
相关PDF资料
PDF描述
HM55-21R47 1 ELEMENT, 0.47 uH, GENERAL PURPOSE INDUCTOR
HM628127HLJP-25 128K X 8 STANDARD SRAM, 25 ns, PDSO32
HM62W8128DLR-7 STANDARD SRAM, PDSO32
HM64-104R7 1 ELEMENT, 4.7 uH, GENERAL PURPOSE INDUCTOR, SMD
HM76-50R78G 1 ELEMENT, 0.78 uH, GENERAL PURPOSE INDUCTOR, SMD
相关代理商/技术参数
参数描述
HM51W17805J-6GS 制造商:Hitachi 功能描述:
HM51W18160CLTT-6 制造商:Renesas Electronics Corporation 功能描述:
HM51W18165LTT6 制造商:HITACHI 功能描述:*
HM51W4260CLTT-6 制造商:Hitachi 功能描述:
HM5212165/2805 制造商:未知厂家 制造商全称:未知厂家 功能描述:Series 128M LVTTL Interface SDRAM 66 MHz 2-Mword X 16-Bit X4-Bank