参数资料
| 型号： | HSC-ADC-EVALCZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 8/32页 |
| 文件大小： | 0K |
| 描述： | KIT EVAL ADC FIFO HI SPEED |
| 设计资源： | EVALC PC Board Gerber File |
| 标准包装： | 1 |
| 附件类型： | ADC 接口板 |
| 适用于相关产品： | 单路模数转换器型 |
| 产品目录页面： | 781 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
HSC-ADC-EVALC
THEORY OF OPERATION
The HSC-ADC-EVALC evaluation platform is based around
the Virtex-4 FPGA (XC4VFX20-10FFG672C) from Xilinx?,
which can be programmed through VisualAnalog to operate
with a variety of data converters. Another key component, the
Cypress USB device (U3), communicates with a host PC and
provides the SPI interface used for configuration.
Connector J3. Refer to the HSC-ADC-EVALC I/O connector
DATA CAPTURE
The process of filling the FIFO and reading the data back
requires several steps.
CONFIGURATION
Some converter devices require programming for mode or
feature selection, which the SPI controller accomplishes using
SPI-accessible register maps. U3 drives the 4-wire SPI (SCLK,
SDI, SDO, CSB 1 ) signals to the converter board via connector
(J1). For more information on serial port interface (SPI) func-
tions, consult the user manual titled Interfacing to High Speed
ADCs via SPI at www.analog.com/FIFO .
1.
2.
3.
4.
VisualAnalog initiates the FIFO fill process by resetting
the FIFOs.
The 48 MHz USB read clock (RCLK) is then suspended to
ensure that it does not add noise to the ADC input.
VisualAnalog waits approximately 30 ms to allow for data
capture before beginning the readback process. This wait
time is an adjustable parameter in VisualAnalog.
VisualAnalog reads the data from the FIFO through the
USB interface to the PC.
The SPI interface designed on the Cypress IC can communicate
with up to five different SPI-enabled devices including the
FPGA. The CLK and SDI/SDO data lines are common to all SPI
devices. The desired SPI-enabled device is selected for control
by using one of the five active low chip select (CS) pins. This
functionality is controlled by selecting a SPI channel in the SPI
Controller software.
At power-up, VisualAnalog attempts to autodetect the converter
that is attached to the ADC capture board using the SPI
interface. If a recognized device is found, VisualAnalog selects
the appropriate FPGA configuration; otherwise, the user is
prompted to make the device selection. In either case,
VisualAnalog then programs the FPGA using the SPI interface
of U3. The configurations typically program a FIFO data capture
function within the FPGA.
INPUT CIRCUITRY
The parallel data input pins of the FPGA, which interface to the
converter, are configurable. They can operate with 1.8 V, 2.5 V,
or 3.3 V logic levels and can accept LVDS or CMOS inputs.
Each channel of the ADC capture board requires a clock signal
to capture data. These clock signals are normally provided by
the attached ADC evaluation board and are passed along with
CODE DESCRIPTION
FPGA configuration files are provided by ADI for all ADCs
supported by the HSC-ADC-EVALC evaluation platform.
These files are designed and tested to facilitate quick
performance evaluations of Analog Devices data converters. No
additional FPGA programming is required from the user for
typical operation.
FPGA CONFIGURATION AND CUSTOMIZATION
Users can manually customize or update the FPGA code
through a JTAG connector (J10) provided on the ADC capture
board, as shown in Figure 17. However, Analog Devices
provides no support or guarantee of performance if the
provided code is customized by the user.
The HSC-ADC-EVALC hardware platform may contain addi-
tional circuit functions to support future developments and
capabilities. These functions are not supported beyond the
scope of this data sheet and the Analog Devices supplied data-
capture FPGA routines at this time.
Additional FPGA programming support may be available
through the user’s local Xilinx representative or distributor.
the data through one or more pins on Connector J2 and/or
1
Note that CSB1 is the default CSB line used.
Rev. 0 | Page 8 of 32
相关PDF资料 |
PDF描述 |
|---|---|
| HSHM-GUIDE-PIN-4 | CONN GUIDE PIN 8-32 UNC-2A |
| HSHM-GUIDE-SOCKET-1 | CONN HSHM GUIDE SOCKET 1 |
| HTC-10M | FUSEBLOCK 250V FOR 5X20 FUSE UL |
| HV275C | GAS TUBE GDT 3KA 2750V CORE |
| HVR250P080CFF | FUSE RESETTABLE 80MA 60V RADIAL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HSC-ADC-EVALCZ | 制造商:Analog Devices 功能描述:EVALUATION KIT ((NS)) |
| HSC-ADC-EVALDZ | 功能描述:数据转换 IC 开发工具 Data Converter Evaluation Platform RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| HSC-ADC-EVAL-SC | 制造商:Analog Devices 功能描述:FIFO BOARD FOR HSC A-D CONVERTERS - Bulk 制造商:Analog Devices 功能描述:EVALUTION KITSINGLE CHANNEL ((NS)) |
| HSC-ADC-FIFO5-INTZ | 功能描述:INTERPOSER FOR QUAD/OCTAL ADC RoHS:是 类别:编程器，开发系统 >> 配件 系列:- 标准包装:1 系列:- 附件类型:适配器板 适用于相关产品:RCB230，RCB231，RCB212 配用:26790D-ND - RCB BREAKOUT BOARD RS232 CABLE |
| HSC-ADC-FPGA | 制造商:Analog Devices 功能描述:Evaluation Board High Speed Deserialization Board 制造商:Analog Devices 功能描述:FPGA BOARD FOR HSC ADCS - Bulk |
发布紧急采购，3分钟左右您将得到回复。