- 您现在的位置：买卖IC网 > PDF目录367340 > HY57V12420T-6 SDRAM|4X32MX4|CMOS|TSOP|54PIN|PLASTIC PDF资料下载
参数资料
| 型号： | HY57V12420T-6 |
| 英文描述： | SDRAM|4X32MX4|CMOS|TSOP|54PIN|PLASTIC |
| 中文描述： | 内存| 4X32MX4 |的CMOS |的TSOP | 54PIN |塑料 |
| 文件页数： | 12/13页 |
| 文件大小： | 61K |
| 代理商： | HY57V12420T-6 |
HY57V281620A
Rev. 1.3/Aug. 01
13
COMMAND TRUTH TABLE
Note :
1. Exiting Self Refresh occurs by asynchronously bringing CKE from low to high
2. X = Don
′
t care, H = Logic High, L = Logic Low. BA =Bank Address, RA = Row Address, CA = Column Address,
Opcode = Operand Code, NOP = No Operation
3. The burst read sigle write mode is entered by programming the write burst mode bit (A9) in the mode register to a logic 1.
Command
CKEn-1
CKEn
CS
RAS
CAS
WE
DQM
ADDR
A10/
AP
BA
Note
Mode Register Set
H
X
L
L
L
L
X
OP code
No Operation
H
X
H
X
X
X
X
X
L
H
H
H
Bank Active
H
X
L
L
H
H
X
RA
V
Read
H
X
L
H
L
H
X
CA
L
V
Read with Autoprecharge
H
Write
H
X
L
H
L
L
X
CA
L
V
Write with Autoprecharge
H
Precharge All Banks
H
X
L
L
H
L
X
X
H
X
Precharge selected Bank
L
V
Burst Stop
H
X
L
H
H
L
X
X
DQM
H
X
V
X
Auto Refresh
H
H
L
L
L
H
X
X
Burst-Read-Single-
WRITE
H
X
L
L
L
L
X
A9 Pin High
(Other Pins OP code)
MRS
Mode
Self Refresh
1
Entry
H
L
L
L
L
H
X
X
Exit
L
H
H
X
X
X
X
L
H
H
H
Precharge
power down
Entry
H
L
H
X
X
X
X
X
L
H
H
H
Exit
L
H
H
X
X
X
X
L
H
H
H
Clock
Suspend
Entry
H
L
H
X
X
X
X
X
L
V
V
V
Exit
L
H
X
X
相关PDF资料 |
PDF描述 |
|---|---|
| HY57V12420T-8 | x4 SDRAM |
| HY57V12420T-H | SDRAM|4X32MX4|CMOS|TSOP|54PIN|PLASTIC |
| HY57V12420T-K | x4 SDRAM |
| HY57V12420T-P | SDRAM|4X32MX4|CMOS|TSOP|54PIN|PLASTIC |
| HY57V12420T-S | x4 SDRAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HY57V12420T-8 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x4 SDRAM |
| HY57V12420T-H | 制造商:未知厂家 制造商全称:未知厂家 功能描述:SDRAM|4X32MX4|CMOS|TSOP|54PIN|PLASTIC |
| HY57V12420T-K | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x4 SDRAM |
| HY57V12420T-P | 制造商:未知厂家 制造商全称:未知厂家 功能描述:SDRAM|4X32MX4|CMOS|TSOP|54PIN|PLASTIC |
| HY57V12420T-S | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x4 SDRAM |
发布紧急采购，3分钟左右您将得到回复。