参数资料
型号: HY5PS1G421LM-C4
厂商: HYNIX SEMICONDUCTOR INC
元件分类: DRAM
英文描述: 1Gb DDR2 SDRAM(DDP)
中文描述: 256M X 4 DDR DRAM, 0.5 ns, PBGA63
封装: FBGA-63
文件页数: 34/79页
文件大小: 1109K
代理商: HY5PS1G421LM-C4
Rev. 0.2 / Oct. 2005
34
1
HY5PS12421(L)M
HY5PS12821(L)M
Burst Write Operation: RL = 3, WL = 2, tWR = 2 (AL=0, CL=3), BL = 4
Burst Write followed by Burst Read: RL = 5 (AL=2, CL=3), WL = 4, tWTR = 2, BL = 4
The minimum number of clock from the burst write command to the burst read command is [CL - 1 + BL/2 +
tWTR]. This tWTR is not a write recovery time (tWR) but the time required to transfer the 4bit write data from
the input buffer into sense amplifiers in the array. tWTR is defined in AC spec table of this data sheet.
CMD
NOP
NOP
NOP
NOP
Precharge
NOP
DQs
NOP
CK/CK
T0
T2
T1
T3
T4
T5
T6
T7
Tn
WRITE A
WL = RL - 1 = 2
DQS/
DQS
< = t
DQSS
> = WR
DIN A
0
DIN A
1
DIN A
2
DIN A
3
Bank A
Activate
Completion of
the Burst Write
> = tRP
CMD
NOP
NOP
NOP
NOP
DQ
CK/CK
T0
T2
T1
T3
T4
T5
T6
T7
T8
DIN A
0
DIN A
1
DIN A
2
DIN A
3
NOP
DQS/
DQS
DOUT A
0
WL = RL - 1 = 4
Post CAS
READ A
NOP
RL =5
AL = 2
CL = 3
NOP
NOP
Write to Read = CL - 1 + BL/2 + tWTR
> = tWTR
T9
DQS
DQS
相关PDF资料
PDF描述
HY5PS1G421LM-E3 1Gb DDR2 SDRAM(DDP)
HY5PS1G421M 1Gb DDR2 SDRAM(DDP)
HY5PS1G421M-C4 1Gb DDR2 SDRAM(DDP)
HY5PS1G421M-E3 1Gb DDR2 SDRAM(DDP)
HY5PS1G821LM 1Gb DDR2 SDRAM(DDP)
相关代理商/技术参数
参数描述
HY5PS1G421LM-E3 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM(DDP)
HY5PS1G421M 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM(DDP)
HY5PS1G421M-C4 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM(DDP)
HY5PS1G421M-E3 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM(DDP)
HY5PS1G431AFP 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM