
IA82050
Data Sheet
Asynchronous Serial Controller
February 25, 2011
IA211030617-08
http://www.Innovasic.com
UNCONTROLLED WHEN PRINTED OR COPIED
Customer Support:
Page 16 of 22
1-888-824-4184
6.
DC Characteristics
Table 9. DC Characteristics
Symbol
Parameter
Notes
Min
Max
Unit
VIL
Input Low Voltage
(1)
-0.5
0.3
V
VIH1
Input High Voltage-Cerdip
(1)
2.1
VDD+.3
V
VIH2
Input High Voltage-LCC
(2)
2.1
VDD+.3
V
VOL
Output Low Voltage
(2),(8)
0.4
V
VOH
Output High Voltage
(3),(8)
2.4
V
ILI
Input Leakage Current
(4)
1
A
ILO
3-State Leakage Current
(5)
10
A
ICC
Power Supply Current
(6)
1.12
mA/MHz
IPU
Strapping Pullup Resistor
(12)
-28.3
-137
A
ISTBY
Standby Supply Current
(9)
100
A
IOHR
RTSn, DTRn Strapping Current
(10)
1.92
mA
IOLR
RTSn, DTRn Strapping Current
(11)
N/A
mA
CIN
Input Capacitance
(7)
5
pF
CIO
I/O Capacitance
(7)
6
pF
CXTAL
X1, X2 Load
6
pF
Notes:
1.
Does not apply to CLK/X1 pin, when configured as crystal oscillator input (X1).
2.
@IOL = 1.92 mA
3.
@IOH = 1.92 mA
4.
0< VIN <VCC
5.
0.4V < VOUT < VCC
– 0.4V
6.
VDD = 5.5V, VIL = 0.7V (max), VIH = VDD
– 0.7V (min), Typ. Val = 1.12 mA/MHz (Not Tested), Ext.
1X CLK, IOL = IOH = 0
7.
Freq. = 1 MHz
8.
Does not apply to OUT2/X2 pin, when configured as crystal oscillator output (X2).
9.
Freq. = 1 MHz, but input clock not running. Static IDD current is exclusive of input/output drive
requirements and is measured with the clocks stopped and all inputs tied to VDD or VSS, configured
to draw minimum current.
10. Applies only during hardware reset for clock configuration options. Strapping current for logic HIGH.
11. Applies only during hardware reset for clock configuration options. Strapping current for logic LOW.
12. Inputs (RTSn, DTRn, TB) with Pullups tested @ Vin = 0.0V, VDD = 5.5V