- 您现在的位置：买卖IC网 > PDF目录378599 > IA88C00-PDW48I-R (Innovasic Semiconductor) Microcontroller PDF资料下载
参数资料
| 型号： | IA88C00-PDW48I-R |
| 厂商： | Innovasic Semiconductor |
| 英文描述： | Microcontroller |
| 中文描述： | 微控制器 |
| 文件页数： | 32/80页 |
| 文件大小： | 707K |
| 代理商： | IA88C00-PDW48I-R |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页当前第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
IA88C00
Microcontroller
Data Sheet
As of Production Version -01
Copyright
2005 ENG 21 0 050519-00 www.Innovasic
Innovasic.com
Innovasic Semiconductor
Page 32 of 80 1.888.824.4184
D5 WDT
The Watch-Dog Timer is initially enabled by writing a 1 to D5 and retriggered on subsequent writings to
the same bit. Reset value = 0. Writing a 0 to this bit has no effect. Once a 1 is written to D5, it persists
until a hardware reset occurs.
D6, D7 WDT Time-Out
Two sets of four different time-out values can be selected, depending on the logical state of these bits.
A normal reset signal must be active low during 5 XTAL clock periods. Using the reset signal input to
recover from STOP mode requires 10 XTAL clock periods. This is so that XTAL oscillation starts up and
stabilizes, generating a good oscillator output level.
The reset pin is held low in source during WDT timer time-out to accomplish a system reset with other
peripherals of the Super8. When the reset pin is held low, the capability of sink current via the reset pin
should be considered. (See DC Characteristics.)
Figure 29. UART Transmit Control (UTC), R235 Bank 0
Bit
7
D7
0
R/W
6
D6
0
R/W
5
D5
0
R/W
4
D4
0
R/W
3
D3
0
R/W
2
D2
0
R/W
1
D1
1
R/W
0
D0
0
R/W
Initial Value
Read/Write
This register cont ains the status and command bits needed to control the transmit sections of the UART.
0 - TDMAENB - Transmit DMA Enable
- When this bit is set to 1, the DMA function for the UART
transmit section is enabled. If this bit is set and the Transmit Buffer Empty signal becomes true, a DMA
request is made. When the DMA channel gains control of the bus, it transfers bytes from the external
memory or the register file to the UART transmit section. A hardware reset forces this bit to 0.
D1 - TBE - Transmit Buffer Empty
- This status bit is set to 1 whenever the transmit buffer is empty. It
is cleared to 0 when a data byte is written in the transmit buffer. A hardware reset forces this bit to 1.
D2 - ZC - Zero Count
- This status bit is set to 1 and latched when the counter in the baud-rate generator
reaches the count of 0. This bit can be cleared to 0 by writing a 1 to this bit position. A hardware reset
forces this bit to 0.
D3 - TENB - Transmit Enable
- Data is not transmitted until this bit is set to 1. When cleared to 0, the
Transmit Data pin continuously outputs 1s unless Auto-Echo mode is selected. This bit should be cleared
only after the desired transmission of data in the buffer is completed. A hardware reset forces this bit to 0.
相关PDF资料 |
PDF描述 |
|---|---|
| IA88C00-PLC68C | Microcontroller |
| IA88C00-PLC68C-R | Microcontroller |
| IA88C00-PLC68I | Microcontroller |
| IA88C00-PLC68I-R | Microcontroller |
| IBB110P | Integrated Telecom Circuits |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IA88C00-PLC68C | 制造商:INNOVASIC 制造商全称:INNOVASIC 功能描述:Microcontroller |
| IA88C00-PLC68C-R | 制造商:INNOVASIC 制造商全称:INNOVASIC 功能描述:Microcontroller |
| IA88C00-PLC68I | 制造商:INNOVASIC 制造商全称:INNOVASIC 功能描述:Microcontroller |
| IA88C00-PLC68I-R | 制造商:INNOVASIC 制造商全称:INNOVASIC 功能描述:Microcontroller |
| IA88C00-PLC68I-R-01 | 功能描述:IC MCU 8BIT 20MHZ 68PLCC RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:- 标准包装:27 系列:PIC® 16C 核心处理器:PIC 芯体尺寸:8-位 速度:10MHz 连通性:I²C，SPI，UART/USART 外围设备:欠压检测/复位，POR，PWM，WDT 输入/输出数:22 程序存储器容量:14KB（8K x 14） 程序存储器类型:OTP EEPROM 大小:- RAM 容量:368 x 8 电压 - 电源 (Vcc/Vdd):4 V ~ 6 V 数据转换器:A/D 5x8b 振荡器型:外部 工作温度:-40°C ~ 125°C 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。