- 您现在的位置：买卖IC网 > PDF目录136444 > IBM25EMPPC740LCBC4660 32-BIT, 466 MHz, RISC PROCESSOR, CBGA255 PDF资料下载
参数资料
| 型号： | IBM25EMPPC740LCBC4660 |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 466 MHz, RISC PROCESSOR, CBGA255 |
| 封装： | 21 X 21 MM, 1.27 MM PITCH, CERAMIC, BGA-255 |
| 文件页数： | 7/50页 |
| 文件大小： | 600K |
| 代理商： | IBM25EMPPC740LCBC4660 |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页
5/20/99
Version 1.51
PowerPC 740 and PowerPC 750 Datasheet
Page 11
PowerPC 740 and PowerPC 750 Embedded Microprocessor
IBM CMOS 0.20 um Copper Technology EMPPC740L and EMPPC750L
AC Electrical Characteristics
This section provides the AC electrical characteristics for the 750. After fabrication, parts are sorted by maxi-
mum processor core frequency as shown in the Section “Clock AC Specifications,” on page 11, and tested for
conformance to the AC specifications for that frequency. The processor core frequency is determined by the
bus (SYSCLK) frequency and the settings of the PLL_CFG(0-3) signals. Parts are sold by maximum proces-
sor core frequency; see Section “Ordering Information,” on page 45.
Clock AC Specications
The following table provides the clock AC timing specifications as defined in Figure 2.
Clock AC Timing Specications
See Table “Recommended Operating Conditions,” on page 7, for operating conditions.
Num
Characteristic
300MHz
333MHz
366MHz
400MHz
466MHz
Unit
Notes
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Processor frequency
250
300
250
333
250
366
250
400
250
466
MHz
SYSCLK frequency
25
100
25
100
25
100
31
100
31
100
MHz
1
SYSCLK cycle time
10
40
10
40
12
40
10
32
10
32
ns
2,3
SYSCLK rise and fall
time
–
2.0
–
2.0
–
2.0
–
2.0
–
2.0
ns
2,3
4
SYSCLK duty cycle
measured at 1.4 V
40
60
40
60
40
60
40
60
40
60
%
3
SYSCLK jitter
–
±150
–
±150
–
±150
–
±150
–
±150
ps
4,3
Internal PLL relock
time
–
100
–
100
–
100
–
100
–
100
s5
Note:
1. Caution: The SYSCLK frequency and the PLL_CFG[0-3] settings must be chosen such that the resulting SYSCLK (bus) frequency, and CPU (core) fre-
quency do not exceed their respective maximum or minimum operating frequencies. Refer to the PLL_CFG[0-3] signal description in Section “PLL Con-
figuration,” on page 35 for valid PLL_CFG[0-3] settings.
2. Rise and fall times for the SYSCLK input are measured from 0.4 to 2.4V.
3. Timing is guaranteed by design and characterization, and is not tested.
4. The total input jitter (short term and long term combined) must be under
±150ps.
5. Relock timing is guaranteed by design and characterization, and is not tested. PLL-relock time is the maximum amount of time required for PLL lock
after a stable VDD and SYSCLK are reached during the power-on reset sequence. This specification also applies when the PLL has been disabled and
subsequently re-enabled during sleep mode. Also note that HRESET must be held asserted for a minimum of 255 bus clocks after the PLL-relock time
during the power-on reset sequence.
Figure 2. SYSCLK Input Timing Diagram
VM
CV
IL
CV
IH
1
2
4
3
4
SYSCLK
VM - Midpoint Voltage (1.4V)
相关PDF资料 |
PDF描述 |
|---|---|
| IBM25EMPPC740LCBE4000 | 32-BIT, 400 MHz, RISC PROCESSOR, CBGA255 |
| IBM25EMPPC740LDBB3000 | 32-BIT, 300 MHz, RISC PROCESSOR, CBGA255 |
| IBM25EMPPC740LDBF4660 | 32-BIT, 466 MHz, RISC PROCESSOR, CBGA255 |
| IBM25EMPPC750LFBE4000 | 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360 |
| IBM25PPC750L-DB0C333W | 32-BIT, 333 MHz, RISC PROCESSOR, CBGA360 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IBM25EMPPC740LEBA300 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Microprocessor |
| IBM25EMPPC740LEBA333 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Microprocessor |
| IBM25EMPPC740LEBA366 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Microprocessor |
| IBM25EMPPC740LEBA400 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Microprocessor |
| IBM25EMPPC740LEBA466 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:32-Bit Microprocessor |
发布紧急采购，3分钟左右您将得到回复。