- 您现在的位置：买卖IC网 > PDF目录67683 > IBM25PPC750CXEJP5512T 32-BIT, 533 MHz, RISC PROCESSOR, PBGA256 PDF资料下载
参数资料
| 型号： | IBM25PPC750CXEJP5512T |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 533 MHz, RISC PROCESSOR, PBGA256 |
| 封装： | 27 X 27 MM, PLASTIC, BGA-256 |
| 文件页数： | 10/44页 |
| 文件大小： | 416K |
| 代理商： | IBM25PPC750CXEJP5512T |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
Data Sheet
PowerPC 750CXe RISC Microprocessor
Preliminary
Electrical and Thermal Characteristics
Page 10 of 36
750cxe_DD3.1_Dev_3_gen_mkt.fm.1.5
April 8, 2004
4.2 AC Electrical Characteristics
This section provides the AC electrical characteristics for the PowerPC 750CXe. After fabrication, parts are
sorted by maximum processor core frequency as shown in the Section 4.2.1 on Page 10, and tested for
conformance to the AC specifications for that frequency. The processor core frequency is determined by the
bus (SYSCLK) frequency and the settings of the PLL_CFG(0-3) signals.
4.2.1 Clock AC Specifications
Table 4-6 provides the clock AC timing specifications as defined in Figure 4-1.
Table 4-6. Clock AC Timing Specifications1,6 See Table 4-2 on page 7, for recommended operating conditions.
Num
Characteristic
Value
Unit
Notes
Min
Max
Processor frequency
400
600
MHz
6
SYSCLK frequency
40
133
MHz
1
SYSCLK cycle time
7.5
32
ns
2, 3
SYSCLK rise and fall time (slew rate)
1.0
4.0
V/ns
2, 3
4
SYSCLK duty cycle measured at 0.8 V
25
75
%
3
SYSCLK jitter
–
±150
ps
4, 3
Internal PLL relock time
–
100
s5
Notes:
1. Caution: The SYSCLK frequency and the PLL_CFG[0:3] settings must be chosen such that the resulting SYSCLK (bus) frequency and CPU (core)
frequency do not exceed their respective maximum or minimum operating frequencies. Refer to the PLL_CFG[0:3] signal description in Section 6.1
“PLL Configuration,” on page 26 for valid PLL_CFG[0:3] settings.
2. Rise and fall times for the SYSCLK input are measured from +0.4 to +1.2 V.
3. Timing is guaranteed by design and characterization, and is not tested.
4. The total input jitter (short term and long term combined) must be under
±150ps. Contact IBM for use with spread-spectrum clocks or clocks with jitter
in excess of
±150ps.
5. Relock timing is guaranteed by design and characterization, and is not tested. PLL-relock time is the maximum amount of time required for PLL lock
after a stable VDD and SYSCLK are reached during the power-on reset sequence. This specification also applies when the PLL has been disabled
and subsequently re-enabled during sleep mode. Also note that HRESET must be held asserted for a minimum of 255 bus clocks after the PLL-relock
time during the power-on reset sequence.
6. Contact IBM for operation at core frequencies below 400MHz.
Figure 4-1. SYSCLK Input Timing Diagram
VM
CV
IL
CV
IH
1
2
4
3
4
SYSCLK
VM - Midpoint Voltage (+0.8V)
相关PDF资料 |
PDF描述 |
|---|---|
| IBM25PPC750CXEJP4022T | 32-BIT, 466 MHz, RISC PROCESSOR, PBGA256 |
| IBM25PPC750CXEJP7022T | 32-BIT, 600 MHz, RISC PROCESSOR, PBGA256 |
| IBM25PPC750CXEJQ4022T | 32-BIT, 466 MHz, RISC PROCESSOR, PBGA256 |
| IBM25PPC750CXEJQ7022T | 32-BIT, 600 MHz, RISC PROCESSOR, PBGA256 |
| IBM25PPC750CXEJQ7023T | 32-BIT, 600 MHz, RISC PROCESSOR, PBGA256 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IBM25PPC750CXEJP7012T | 制造商:IBM Microelectronics 功能描述:MPU 750XX RISC 32BIT 0.18UM 600MHZ 1.8V/2.5V 256BGA - Trays 制造商:IBM 功能描述:IBM IBM25PPC750CXEJP7012T Co-Processors |
| IBM25PPC750CXEJP7013T | 制造商:IBM 功能描述:IBMIBM25PPC750CXEJP7013T OEM EOL151207 |
| IBM25PPC750FL-GR0123V | 制造商:IBM 功能描述:MPU 750XX RISC 32BIT - Trays |
| IBM25PPC750FL-GR0124V | 制造商:IBM 功能描述:MPU 750XX RISC 32BIT - Trays |
| IBM25PPC750FL-GR0133T | 制造商:IBM 功能描述:IBMIBM25PPC750FL-GR0133T CSOI9SG LOGIC P |
发布紧急采购，3分钟左右您将得到回复。