- 您现在的位置：买卖IC网 > PDF目录136444 > IBM25PPC750GXEAR5H43T 32-BIT, 933 MHz, RISC PROCESSOR, CBGA292 PDF资料下载
参数资料
| 型号： | IBM25PPC750GXEAR5H43T |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 933 MHz, RISC PROCESSOR, CBGA292 |
| 封装： | 21 X 21 MM, 1 MM PITCH, LEAD FREE, CERAMIC, BGA-292 |
| 文件页数： | 16/74页 |
| 文件大小： | 1054K |
| 代理商： | IBM25PPC750GXEAR5H43T |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页
Datasheet
IBM PowerPC 750GX RISC Microprocessor
DD1.X
750GX_ds_body.fm SA14-2765-02
September 2, 2005
Electrical and Thermal Characteristics
Page 23 of 73
3.6 60x Bus Output AC Specifications
Table 3-9 provides the 60× bus output AC timing specifications for the 750GX as defined in Figure 3-7 on
Table 3-9. 60x Bus Output AC Timing Specifications
See Table 3-2 on page 15 for operating conditions.1, 4, 6
Figure 3-7
Timing
Reference
Characteristic
1.8 V
2.5 V
3.3 V
Unit
Notes
Min.
Max.
Min.
Max.
Min.
Max.
12
SYSCLK to Output Driven
(Output Enable Time)
0.3
—
0.3
—
0.3
—
ns
13
SYSCLK to Output Valid
—
2.4
—
2.3
—
2.4
ns
14
SYSCLK to Output Invalid (Output Hold)
1.0
—
0.6
—
0.6
–
ns
15
SYSCLK to Output High Impedance
(all signals except address retry [ARTRY],
address bus busy [ABB], and data bus
busy [DBB])
—2.5
—
2.5
ns
16
SYSCLK to ABB and DBB high impedance
after precharge
—1.0
—
1.0
tSYSCLK
17
SYSCLK to ARTRY high impedance
before precharge
—3.0
—
3.0
ns
18
SYSCLK to ARTRY precharge enable
0.2
×
tSYSCLK +
1.0
0.2
×
tSYSCLK +
1.0
—
0.2
×
tSYSCLK +
1.0
—ns
19
Maximum delay to ARTRY precharge
—
1.0
—
1.0
—
1.0
tSYSCLK
20
SYSCLK to ARTRY high impedance
after precharge
—2.0
—
2.0
tSYSCLK
Notes:
1. All output specifications are measured from the VM of the rising edge of SYSCLK to the midpoint of the output signal in question
using a test load as shown in Figure 3-6 on page 24. Both input and output timings are measured at the pin. Timings are deter-
mined by design.
2. tSYSCLK is the period of the external bus clock (SYSCLK) in nanoseconds (ns). The numbers given in the table must be multiplied
by the period of SYSCLK to compute the actual time duration of the parameter in question.
3. Nominal precharge width for ARTRY is 1.0 tSYSCLK.
4. Guaranteed by design and characterization, and not tested.
5. Output Valid timing increases as the VDD is reduced. These values assume a VDD minimum of 1.4 V.
6. See Figure 3-6 on page 24 and Figure 3-7 on page 25 for output loading and timing definitions.
相关PDF资料 |
PDF描述 |
|---|---|
| IBM25PPC750GXEBB6572T | 32-BIT, 1000 MHz, RISC PROCESSOR, CBGA292 |
| ISL8705IBZ | DSP-ADDRESS SEQUENCER, PDSO14 |
| ICS932S208DG | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| IDT79R3041-20JG | 32-BIT, 20 MHz, RISC PROCESSOR, PQCC84 |
| ICS950902DFLFT | 200.4 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IBM25PPC750GXEBB2562T | 制造商:IBM 功能描述: |
| IBM25PPC750GXEBB2563T | 制造商:IBM 功能描述: |
| IBM25PPC750GXECB2563T | 制造商:IBM 功能描述: |
| IBM25PPC750GXECB2H33T | 制造商:IBM 功能描述: |
| IBM25PPC750GXECB5H42V | 制造商:IBM 功能描述:POLARIS 1.2 ? 21CBGA GRE2 ? HALFMODE 933MH - Trays |
发布紧急采购，3分钟左右您将得到回复。