参数资料
型号: IBM39MPEGS422PBA17C
元件分类: 消费家电
英文描述: SPECIALTY CONSUMER CIRCUIT, PBGA352
封装: 35 X 35 MM, 2 MM HEIGHT, 1.27 MM PITCH, PLASTIC, BGA-352
文件页数: 9/25页
文件大小: 112K
代理商: IBM39MPEGS422PBA17C
IBM39MPEGS42x
IBM39MPEGSI
MPEG S422, MPEG S420 and MPEG SI Encoders
Sseries_sds_071701.fm.02
July 17, 2001
SI Encoder Operations/Features
17 of 25
Active Picture Area
For NTSC, the 525 lines of video are broken into two active picture areas and two vertical blanking intervals. Lines
1-20 are a blanking interval, lines 21 through 262-1/2 are an active picture area, lines 262-1/2 through 282-1/2 are
a blanking interval, and lines 282-1/2 through 525 are an active picture area. Line 14 is used for time code
information, and line 21 contains closed caption information.
A common implementation uses lines 22-261 (240 lines) from the rst active picture area and lines 285-524 (240
lines) from the second active picture area to comprise the 480 lines of a given picture. By starting 12 lines earlier
and ending four lines later than normal in each eld, a 512-line picture can be created (e.g. lines 10-265 in the
digital odd eld and lines 273-528 in the digital even eld).
For PAL, the 625 lines of video are broken into two active picture areas and two vertical blanking intervals. Lines
624-625 and 1-22 are a blanking interval, lines 23 through 310 are an active picture area, lines 311-312-1/2 and
312-1/2-335 are a blanking interval, and lines 336 through 623 are an active picture area (i.e Lines 23 and 623 are
counted as ’full’ active lines).
Lines 23-310 (288 lines) from the rst active picture area and lines 336-623 (288 lines) from the second active
picture area compose the 576 lines of a given picture.By starting 14 lines earlier and extending two lines later than
normal in each eld, a 608-line picture can be created (e.g. lines 9-312 in the digital odd eld and lines 322-625 in
the digital even eld).
A feature is available in the S-Series encoders that provides the user with the exibility to select the location of the
rst active picture line by writing to Host Register X’1B’.
Encoder Latency
The delay between the rst pixel data input at the video input interface and the availability of the rst corresponding
compressed video data at the output interface is the encoder latency. The latency is due to the time required to
read all pixel data for a frame into the encoder, store it in frame memory, and process the data through the encoder.
The encoder latency is not xed to a specic value and can change based on the encoding parameters (For
Input/Output Formats
Out
In
4:2:2 Interlaced
4:2:0 Interlaced
4:2:2
Progressive
4:2:0
Progressive
4:2:2 Field
Real time
*
Real time
*
4:2:0 Field
Real time (1)
Real time
Real time (1)
Real time
4:2:2 Frame
Real time
*
Real time
*
4:2:0 Frame
Real time (1)
Real time
Real time (1)
Real time
Note: (*) Not supported.
(1) Real time with 2-tap 4:2:2 to 4:2:0 lter
相关PDF资料
PDF描述
IBMPPC750CLGEQ6024 32-BIT, 600 MHz, RISC PROCESSOR, PBGA278
IC-040 IC SOCKET
IC100-2003-20MF-G SOJ20, IC SOCKET
IC100-2603-24MF-G SOJ24, IC SOCKET
IC100-2840-24-G SOJ24, IC SOCKET
相关代理商/技术参数
参数描述
IBM39MPEGSE10CFB18C 制造商:IBM 功能描述:
IBM39MPEGSE20CFB18C 制造商:IBM 功能描述:
IBM39MPEGSE30CFB18C 制造商:IBM 功能描述:
IBM39MPEGSIPBA18C 制造商:未知厂家 制造商全称:未知厂家 功能描述:
IBM39STB02500PBA05CA 制造商:IBM 功能描述: