- 您现在的位置：买卖IC网 > PDF目录296203 > IC41C82052-50J 2M x 8 (16-MBIT) DYNAMIC RAM WITH FAST PAGE MODE PDF资料下载
参数资料
| 型号： | IC41C82052-50J |
| 英文描述： | 2M x 8 (16-MBIT) DYNAMIC RAM WITH FAST PAGE MODE |
| 中文描述： | 200万× 8（16兆），充满活力和快速页面模式内存 |
| 文件页数： | 12/18页 |
| 文件大小： | 196K |
| 代理商： | IC41C82052-50J |
IC41C82052
IC41LV82052
Integrated Circuit Solution Inc.
3
DR015-0A 06/12/2001
.unctional Description
The IC41C82052 and IC41LV82052 are CMOS DRAMs
optimized for high-speed bandwidth, low power
applications. During READ or WRITE cycles, each bit is
uniquely addressed through the 11 address bits. These
are entered 11 bits (A0-A10) at a time for the 2K refresh
device. The row address is latched by the Row Address
Strobe (RAS). The column address is latched by the
Column Address Strobe (CAS). RAS is used to latch the
first nine bits and CAS is used the latter ten bits.
Memory Cycle
A memory cycle is initiated by bring RAS LOW and it is
terminated by returning both RAS and CAS HIGH. To
ensures proper device operation and data integrity any
memory cycle, once initiated, must not be ended or
aborted before the minimum tRAS time has expired. A new
cycle must not be initiated until the minimum precharge
time tRP, tCP has elapsed.
Read Cycle
A read cycle is initiated by the falling edge of CAS or OE,
whichever occurs last, while holding WE HIGH. The
column address must be held for a minimum time specified
by tAR. Data Out becomes valid only when tRAC, tAA, tCAC
and tOEA are all satisfied. As a result, the access time is
dependent on the timing relationships between these
parameters.
Write Cycle
A write cycle is initiated by the falling edge of CAS and WE,
whichever occurs last. The input data must be valid at or
before the falling edge of CAS or WE, whichever occurs
last.
Refresh Cycle
To retain data, 2,048 refresh cycles are required in each
32 ms period. There are two ways to refresh the memory:
1. By clocking each of the 2,048 row addresses (A0
through A10) with RAS at least once every 32 ms. Any
read, write, read-modify-write or RAS-only cycle re-
freshes the addressed row.
2. Using a CAS-before-RAS refresh cycle. CAS-before-
RAS refresh is activated by the falling edge of RAS,
while holding CAS LOW. In CAS-before-RAS refresh
cycle, an internal 11-bit counter provides the row ad-
dresses and the external address inputs are ignored.
CAS-before-RAS is a refresh-only mode and no data
access or device selection is allowed. Thus, the output
remains in the High-Z state during the cycle.
Power-On
After application of the VCC supply, an initial pause of
200 s is required followed by a minimum of eight initial-
ization cycles (any combination of cycles containing a
RAS signal).
During power-on, it is recommended that RAS track with
VCC or be held at a valid VIH to avoid current surges.
相关PDF资料 |
PDF描述 |
|---|---|
| IC42S81600-8T | 4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IC42S81600-8T(G) | 4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IC42S81600-8TG | 4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IC42S81600-8TI | 4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IC42S81600L-6T | 4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IC41C82052-50T | 制造商:ICSI 制造商全称:Integrated Circuit Solution Inc 功能描述:2M x 8 (16-MBIT) DYNAMIC RAM WITH FAST PAGE MODE |
| IC41C82052-60J | 制造商:ICSI 制造商全称:Integrated Circuit Solution Inc 功能描述:2M x 8 (16-MBIT) DYNAMIC RAM WITH FAST PAGE MODE |
| IC41C82052-60T | 制造商:ICSI 制造商全称:Integrated Circuit Solution Inc 功能描述:2M x 8 (16-MBIT) DYNAMIC RAM WITH FAST PAGE MODE |
| IC41C82052S | 制造商:ICSI 制造商全称:Integrated Circuit Solution Inc 功能描述:2M x 8 (16-MBIT) DYNAMIC RAM WITH FAST PAGE MODE |
| IC41C82052S-50J | 制造商:ICSI 制造商全称:Integrated Circuit Solution Inc 功能描述:2M x 8 (16-MBIT) DYNAMIC RAM WITH FAST PAGE MODE |
发布紧急采购，3分钟左右您将得到回复。