- 您现在的位置：买卖IC网 > PDF目录65527 > ICS162834AGLF-T 18-BIT DRIVER, TRUE OUTPUT, PDSO56 PDF资料下载
参数资料
| 型号： | ICS162834AGLF-T |
| 元件分类： | 总线收发器 |
| 英文描述： | 18-BIT DRIVER, TRUE OUTPUT, PDSO56 |
| 封装： | 0.240 INCH, TSSOP-56 |
| 文件页数： | 6/7页 |
| 文件大小： | 67K |
| 代理商： | ICS162834AGLF-T |
6
ICS162834
Advance Information
0774—02/10/03
5
IN PUT
VIH
0V
VOH
VOL
tPLH1
tSK (x)
OU TPUT 1
OU TPUT 2
tPHL1
tSK (x)
tPLH2
tPHL2
VT
VOH
VT
VOL
tSK(x) = tPLH2 - tPLH1 or tPH L2 - tPHL1
LOW -H IGH -LOW
PU LSE
H IGH -LOW -H IGH
PU LSE
VT
tW
VT
CONTROL
IN PUT
tPLZ
0V
OU TPU T
NORM ALLY
LOW
tPZH
0V
SW ITCH
CLO SE D
OU TPU T
NORM ALLY
HIGH
EN ABLE
DISABLE
SW ITCH
OPEN
tPHZ
0V
VLZ
VOH
VT
tPZL
VLOAD/2
VIH
VT
VOL
VHZ
NOTES:
Switching Waveforms
1. For tSK(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For tSK(b) OUTPUT1 and OUTPUT2 are in the same bank.
ENABLE AND DISABLE TIMES
OUTPUT SKEW - tSK(X)
NOTE:
1. Diagram shown for input Control Enable-LOW and input Control
Disable-HIGH.
PULSE WIDTH
An
CK
Yn
tPLH
tPHL
VIH
VIL
VIH
VIL
VOH
VOL
An
CK
Yn
tS
VIH
VIL
VIH
VIL
VOH
VOL
An
CK
Yn
tH
VIH
VIL
VIH
VIL
VOH
VOL
HOLD TIME MEASUREMENTS
PROPAGATION DELAY MEASUREMENT
SETUP TIME MEASUREMENTS
相关PDF资料 |
PDF描述 |
|---|---|
| ICS1726G-11LF | 32 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS1726M-11 | 32 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS180M-02T | 28 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS180M-51LF | 28 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS180M-51T | 28 MHz, OTHER CLOCK GENERATOR, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS162834AG-T | 制造商:ICS 制造商全称:ICS 功能描述:18-Bit 3.3V Registered Buffer |
| ICS162835 | 制造商:ICS 制造商全称:ICS 功能描述:18-Bit 3.3V Registered Buffer |
| ICS162835AG-T | 制造商:ICS 制造商全称:ICS 功能描述:18-Bit 3.3V Registered Buffer |
| ICS1660 | 制造商:ICS 制造商全称:ICS 功能描述:Incoming Call Line Identification (ICLID) Receiver with Ring Detection |
| ICS1660M | 制造商:ICS 制造商全称:ICS 功能描述:Incoming Call Line Identification (ICLID) Receiver with Ring Detection |
发布紧急采购，3分钟左右您将得到回复。