- 您现在的位置：买卖IC网 > PDF目录67108 > ICS162835AGLF-T 18-BIT DRIVER, TRUE OUTPUT, PDSO56 PDF资料下载
参数资料
| 型号： | ICS162835AGLF-T |
| 元件分类： | 总线收发器 |
| 英文描述： | 18-BIT DRIVER, TRUE OUTPUT, PDSO56 |
| 封装： | 0.240 INCH, TSSOP-56 |
| 文件页数： | 4/7页 |
| 文件大小： | 68K |
| 代理商： | ICS162835AGLF-T |
4
ICS162835
Advance Information
0713—09/23/02
Electrical Characteristics - DC
TA = 0 - 70° C; VDD = 3.3 ± 0.3V, VDDQ=3.3 ± 0.3V; (unless otherwise stated)
SYMBOL
PARAMETERS
CONDITIONS
VDD (V)
MIN
TYP
MAX
UNITS
VIH
HIGH-level input voltage
3.0 - 3.6
2.0
V
VIL
LOW-level input voltage
3.0 - 3.6
0.8
V
VOH
HIGH-level output voltage
IOH = -12 mA, VIH = 2.0V
3.0
2.2
V
VOL
Low-level output voltage
IOL = 12 mA, VIL = 0.8V
3.0
0.8
II
Input leakage current
VI = VDD or GND
3.0 - 3.6
±10
A
IOZ
Off-state leakage current
VO = VDD or GND#, OE = VDD
±20
A
IDD
Quiescent Supply Current
VI = VDD or GND, IO = 0
±40
A
* Parameters are characterized over recommended operating conditions.
Critical Register Specifications*
SYMBOL
PARAMETERS
CONDITION
VDD (V)
MIN
TYP
MAX
UNITS
tPD**
Propagation Delay (CK to Y)
RL = 500 , CL = 50 pF
3.0 - 3.6
1.4
3.5
ns
tPD**
Propagation Delay (CK to Y)
RL = 500 , CL = 30 pF
3.0 - 3.6
0.7
2.5
ns
tS
Setup time (A before CK)
3.0 - 3.6
1.0
ns
tH
Hold time (A after CK)
3.0 - 3.6
0.6
ns
CI
Clock input capacitance
3.0 - 3.6
3.3
4.0
6.0
pF
* Parameters are characterized over recommended operating conditions.
** The tPD value in this table would equate to the 'Time-to-Vm' delay described in the post register timing specifications of the
PC133 registered DIMM Specification. The first value applies to DIMMs with nine SDRAM loads per register output, and the
second to DIMMs with eighteen SDRAM loads per register output. These values should serve as only an initial starting point,
相关PDF资料 |
PDF描述 |
|---|---|
| ICS181M-52T | 48 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS181M-52 | 48 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS2305M-1H | 2305 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS2305M-1T | 2305 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS2305M-1HT | 2305 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS162835AG-T | 制造商:ICS 制造商全称:ICS 功能描述:18-Bit 3.3V Registered Buffer |
| ICS1660 | 制造商:ICS 制造商全称:ICS 功能描述:Incoming Call Line Identification (ICLID) Receiver with Ring Detection |
| ICS1660M | 制造商:ICS 制造商全称:ICS 功能描述:Incoming Call Line Identification (ICLID) Receiver with Ring Detection |
| ICS1660N | 制造商:ICS 制造商全称:ICS 功能描述:Incoming Call Line Identification (ICLID) Receiver with Ring Detection |
| ICS16857 | 制造商:ICS 制造商全称:ICS 功能描述:DDR 14-Bit Registered Buffer |
发布紧急采购，3分钟左右您将得到回复。