参数资料
型号: ICS1893BFILF
厂商: IDT, Integrated Device Technology Inc
文件页数: 102/133页
文件大小: 0K
描述: PHYCEIVER LOW PWR 3.3V 48-SSOP
标准包装: 30
系列: PHYceiver™
类型: PHY 收发器
规程: MII
电源电压: 3.14 V ~ 3.47 V
安装类型: 表面贴装
封装/外壳: 48-BSSOP(0.295",7.50mm 宽)
供应商设备封装: 48-SSOP
包装: 管件
其它名称: 1893BFILF
ICS1893BF, Rev. F, 5/13/10
May, 2010
70
Chapter 7 Management Register Set
ICS1893BF Data Sheet - Release
Copyright 2009, IDT, Inc.
All rights reserved.
7.8 Register 6: Auto-Negotiation Expansion Register
Table 7-13 lists the bits for the Auto-Negotiation Expansion Register, which indicates the status of the
Auto-Negotiation process.
Note: For an explanation of acronyms used in Table 7-13, see Chapter 1, “Abbreviations and Acronyms”.
As per the IEEE Std 802.3u, during any write operation to any bit in this register, the STA must write the default value
to all Reserved bits.
7.8.1 IEEE Reserved Bits (bits 6.15:5)
The ISO/IEC specification reserves these bits for future use. When an STA:
Reads a reserved bit, the ICS1893BF returns a logic zero.
Writes to a reserved bit, the STA must use the default value specified in this data sheet.
ICS uses some reserved bits to invoke auxiliary functions. To ensure proper operation of the ICS1893BF,
an STA must maintain the default value of these bits. Therefore, IDT recommends that an STA always write
the default value of any reserved bits during all management register write operations.
Reserved bits 5.15:5 are Command Override Write (CW) bits. When the Command Register Override bit
(bit 16.15) is logic:
Zero, the ICS1893BF isolates all STA writes to CW bits.
One, an STA can modify the value of these bits
Table 7-13. Auto-Negotiation Expansion Register (register 6 [0x06])
Bit
Definition
When Bit = 0
When Bit = 1
Ac-
cess
SF
De-
fault
Hex
6.15
IEEE reserved
Always 0
N/A
CW
0
6.14
IEEE reserved
Always 0
N/A
CW
0
6.13
IEEE reserved
Always 0
N/A
CW
0
6.12
IEEE reserved
Always 0
N/A
CW
0
6.11
IEEE reserved
Always 0
N/A
CW
0
6.10
IEEE reserved
Always 0
N/A
CW
0
6.9
IEEE reserved
Always 0
N/A
CW
0
6.8
IEEE reserved
Always 0
N/A
CW
0
6.7
IEEE reserved
Always 0
N/A
CW
0
6.6
IEEE reserved
Always 0
N/A
CW
0
6.5
IEEE reserved
Always 0
N/A
CW
0
6.4
Parallel detection fault
No Fault
Multiple technologies
detected
RO
LH
0
6.3
Link partner Next Page
able
Link partner is not Next
Page able
Link partner is Next Page
able
RO
0
4
6.2
Next Page able
Local device is not Next
Page able
Local device is Next Page
able
RO
1
6.1
Page received
Next Page not received
Next Page received
RO
LH
0
6.0
Link partner
Auto-Negotiation able
Link partner is not
Auto-Negotiation able
Link partner is
Auto-Negotiation able
RO
0
相关PDF资料
PDF描述
ICS1894KI-32LF PHYCEIVER LOW PWR 3.3V 32QFN
ICS1894KI-40LFT PHYCEIVER LOW PWR 3.3V 40QFN
ID82C55A IC I/O EXPANDER 24B 40DIP
ID82C82 IC DRIVER BUS OCT LATCHING 20DIP
ID82C86H IC TRANSCEIVER OCT BUS 20-DIP
相关代理商/技术参数
参数描述
ICS1893BFILFT 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:PHYceiver™ 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:带卷 (TR)
ICS1893BFIT 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:PHYceiver™ 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
ICS1893BFLF 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:PHYceiver™ 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:带卷 (TR)
ICS1893BFLFT 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:PHYceiver™ 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:带卷 (TR)
ICS1893BFT 功能描述:PHYCEIVER LOW PWR 3.3V 48-SSOP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:PHYceiver™ 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)