- 您现在的位置：买卖IC网 > PDF目录67109 > ICS345R-XXLFT (INTEGRATED DEVICE TECHNOLOGY INC) 200 MHz, OTHER CLOCK GENERATOR, PDSO20 PDF资料下载
参数资料
| 型号： | ICS345R-XXLFT |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 200 MHz, OTHER CLOCK GENERATOR, PDSO20 |
| 封装： | 0.150 INCH, ROHS COMPLIANT, SSOP-20 |
| 文件页数： | 6/9页 |
| 文件大小： | 207K |
| 代理商： | ICS345R-XXLFT |
ICS345
TRIPLE PLL FIELD PROGRAMMABLE SS VERSACLOCK SYNTHESIZER
EPROM CLOCK SYNTHESIZER
IDT / ICS TRIPLE PLL FIELD PROGRAMMABLE SS VERSACLOCK SYNTHESIZER 6
ICS345
REV K 110207
AC Electrical Characteristics
Unless stated otherwise, VDD = 3.3 V ±5%, Ambient Temperature -40 to +85
° C
Note 1: Measured with 15 pF load.
Note 2: Duty Cycle is configuration dependent. Most configurations are min 45% / max 55%
Note 3: IDT test mode output occurs for first 170 clock cycles on CLK7 for each PLL powered up. PDTS transition
high on select address change.
Note 4: The actual ppm error will be displayed in the VersaClock software when the programming file is generated
for the customer’s specific configuration. In general, zero ppm error can be achieved, but please note that the
device cannot improve upon the error of the input reference clock. For example, if the input crystal has 25 ppm error,
then the outputs will also have 25 ppm error.
Thermal Characteristics
Parameter
Symbol
Conditions
Min.
Typ.
Max.
Units
Input Frequency
FIN
Fundamental crystal
5
27
MHz
Input clock
2
50
MHz
Output Frequency
VDD=3.3 V
0.25
200
MHz
Output Rise Time
tOR
20% to 80%, Note 1
1
ns
Output Fall Time
tOF
80% to 20%, Note 1
1
ns
Duty Cycle
Note 2
40
49-51
60
%
Output Frequency Synthesis
Error (Note 4)
Configuration Dependent
0
ppm
Power-up Time
PLL lock-time from
power-up, Note 3
410
ms
PDTS goes high until stable
CLK output, Spread
Spectrum Off, Note 3
0.2
2
ms
PDTS goes high until stable
CLK output, Spread
Spectrum On, Note 3
47
ms
One Sigma Clock Period Jitter
Configuration Dependent
50
ps
Maximum Absolute Jitter
tja
Deviation from Mean.
Configuration Dependent
+200
ps
Pin-to-Pin Skew
Low Skew Outputs
-250
250
ps
Parameter
Symbol
Conditions
Min.
Typ.
Max.
Units
Thermal Resistance Junction to
Ambient
θJA
Still air
135
° C/W
θJA
1 m/s air flow
93
° C/W
θJA
3 m/s air flow
78
° C/W
Thermal Resistance Junction to Case
θJC
60
° C/W
相关PDF资料 |
PDF描述 |
|---|---|
| ICS411MT | 411 SERIES, PLL BASED CLOCK DRIVER, 3 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS504MT | 66.7 MHz, VIDEO CLOCK GENERATOR, PDSO8 |
| ICS504M | 66.7 MHz, VIDEO CLOCK GENERATOR, PDSO8 |
| ICS514MLFT | 140 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS514MT | 140 MHz, OTHER CLOCK GENERATOR, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS345R-XXT | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:TRIPLE PLL FIELD PROGRAMMABLE SS VERSACLOCK SYNTHESIZER |
| ICS348 | 制造商:ICS 制造商全称:ICS 功能描述:Quad PLL Field Programmable VersaClock Synthesizer |
| ICS348-22 | 制造商:ICS 制造商全称:ICS 功能描述:Quad PLL Field Programmable VersaClock Synthesizer |
| ICS348R-22 | 制造商:ICS 制造商全称:ICS 功能描述:Quad PLL Field Programmable VersaClock Synthesizer |
| ICS348R22LF | 制造商:ICS 制造商全称:ICS 功能描述:Quad PLL Field Programmable VersaClock Synthesizer |
发布紧急采购，3分钟左右您将得到回复。