参数资料
型号: ICS408MT
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: 时钟产生/分配
英文描述: 80 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO8
封装: 0.150 INCH, SOIC-8
文件页数: 3/6页
文件大小: 66K
代理商: ICS408MT
PC PERIPHERAL CLOCK
MDS 408 B
3
Revision 032602
Integrated Circuit Systems, Inc. q 525 Race Street, San Jose, CA 95126 q tel (408) 295-9800 q
www.icst.com
ICS408
been the crystal and device. Crystal capacitors must be
connected from each of the pins X1 and X1 to ground.
The value (in pF) of these crystal caps should equal
(CL -6pF)*2. In this equation, CL= crystal load
capacitance in pF. Example: For a crystal with a 15 pF
load capacitance, each crystal capacitor would be 18
pF [(15-6) x 2] = 18.
PCB Layout Recommendations
For optimum device performance and lowest output
phase noise, the following guidelines should be
observed.
1) The 0.01F decoupling capacitor should be mounted
on the component side of the board as close to the
VDD pin as possible. No vias should be used between
the decoupling capacitor and VDD pin. The PCB trace
to VDD pin should be kept as short as possible, as
should the PCB trace to the ground via.
2) The external crystal should be mounted just next to
the device with short traces. The X1 and X2 traces
should not be routed next to each other with minimum
spaces, instead they should be separated and away
from other traces.
3) To minimize EMI the 33
series termination resistor,
if needed, should be placed close to the clock output.
4) An optimum layout is one with all components on the
same side of the board, minimizing vias through other
signal layers. Other signal traces should be routed
away from the ICS408. This includes signal traces just
underneath the device, or on layers adjacent to the
ground plane layer used by the device.
Selection of 40M/80M Clock
The 40/80M output clock is selected by a soft pull-upp
or pull-down on 40/80M pin (pin 3). On power up, the
rising edge on OE latches, in the high or low level, on
pin 3 which starts the appropriate frequency. Any
low-to-high transistion on OE/LAT after power up will
latch the logic level on pin 3.
相关PDF资料
PDF描述
ICS410MLFT 80 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO8
ICS4231M-03 33 MHz, OTHER CLOCK GENERATOR, PDSO8
ICS4231M-03LFT 33 MHz, OTHER CLOCK GENERATOR, PDSO8
ICS426GLFT 156.25 MHz, OTHER CLOCK GENERATOR, PDSO16
ICS448G-16 66.6666 MHz, OTHER CLOCK GENERATOR, PDSO16
相关代理商/技术参数
参数描述
ICS409 制造商:ICS 制造商全称:ICS 功能描述:PC PERIPHERAL CLOCK
ICS409M 功能描述:IC PC PERIPHERAL CLOCK 8-SOIC RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 产品变化通告:Product Discontinuation 04/May/2011 标准包装:96 系列:- 类型:时钟倍频器,零延迟缓冲器 PLL:带旁路 输入:LVTTL 输出:LVTTL 电路数:1 比率 - 输入:输出:1:8 差分 - 输入:输出:无/无 频率 - 最大:133.3MHz 除法器/乘法器:是/无 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:管件 其它名称:23S08-5HPGG
ICS409MLF 功能描述:IC PC PERIPHERAL CLOCK 8-SOIC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 产品变化通告:Product Discontinuation 04/May/2011 标准包装:96 系列:- 类型:时钟倍频器,零延迟缓冲器 PLL:带旁路 输入:LVTTL 输出:LVTTL 电路数:1 比率 - 输入:输出:1:8 差分 - 输入:输出:无/无 频率 - 最大:133.3MHz 除法器/乘法器:是/无 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:管件 其它名称:23S08-5HPGG
ICS409MLFT 功能描述:IC PC PERIPHERAL CLOCK 8-SOIC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 产品变化通告:Product Discontinuation 04/May/2011 标准包装:96 系列:- 类型:时钟倍频器,零延迟缓冲器 PLL:带旁路 输入:LVTTL 输出:LVTTL 电路数:1 比率 - 输入:输出:1:8 差分 - 输入:输出:无/无 频率 - 最大:133.3MHz 除法器/乘法器:是/无 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:管件 其它名称:23S08-5HPGG
ICS409MT 功能描述:IC PC PERIPHERAL CLOCK 8-SOIC RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 产品变化通告:Product Discontinuation 04/May/2011 标准包装:96 系列:- 类型:时钟倍频器,零延迟缓冲器 PLL:带旁路 输入:LVTTL 输出:LVTTL 电路数:1 比率 - 输入:输出:1:8 差分 - 输入:输出:无/无 频率 - 最大:133.3MHz 除法器/乘法器:是/无 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:管件 其它名称:23S08-5HPGG