- 您现在的位置：买卖IC网 > PDF目录67109 > ICS411MT (INTEGRATED DEVICE TECHNOLOGY INC) 411 SERIES, PLL BASED CLOCK DRIVER, 3 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 PDF资料下载
参数资料
| 型号： | ICS411MT |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | 411 SERIES, PLL BASED CLOCK DRIVER, 3 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| 封装： | 0.150 INCH, SOIC-8 |
| 文件页数： | 3/6页 |
| 文件大小： | 158K |
| 代理商： | ICS411MT |
ICS411
PC PERIPHERAL CLOCK
CLOCK SYNTHESIZER
IDT / ICS PC PERIPHERAL CLOCK
3
ICS411
REV D 092109
External Components
Series Termination Resistor
Clock output traces over one inch should use series
termination. To series terminate a 50
trace (a
commonly used trace impedance), place a 33
resistor
in series with the clock line, as close to the clock output
pin as possible. The nominal impedance of the clock
output is 20
.
Decoupling Capacitor
As with any high performance mixed-signal IC, the
ICS411 must be isolated from system power supply
noise to perform optimally.
Decoupling capacitors of 0.01F must be connected
between each VDD pin and the PCB ground plane.
PCB Layout Recommendations
For optimum device performance and lowest output
phase noise, the following guidelines should be
observed.
1) 0.01F decoupling capacitors should be mounted on
the component side of the board as close to the VDD
pin as possible. No vias should be used between
decoupling capacitor and VDD pin. The PCB trace to
VDD pin should be kept as short as possible, as should
the PCB trace to the ground via.
2) To minimize EMI the 33
series termination resistor,
if needed, should be placed close to the clock output.
3) An optimum layout is one with all components on the
same side of the board, minimizing vias through other
signal layers. Other signal traces should be routed away
from the ICS411. This includes signal traces just
underneath the device, or on layers adjacent to the
ground plane layer used by the device.
Absolute Maximum Ratings
Stresses above the ratings listed below can cause permanent damage to the ICS411. These ratings, which
are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the
device at these or any other conditions above those indicated in the operational sections of the
specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can
affect product reliability. Electrical parameters are guaranteed only over the recommended operating
temperature range.
Recommended Operation Conditions
Item
Rating
Supply Voltage, VDD
7 V
All Inputs and Outputs
-0.5 V to VDD+0.5 V
Ambient Operating Temperature
0 to +70
° C
Storage Temperature
-65 to +150
° C
Junction Temperature
125
° C
Soldering Temperature
260
° C
Parameter
Min.
Typ.
Max.
Units
Ambient Operating Temperature
0
–
+70
° C
Power Supply Voltage (measured in respect to GND)
+3.00
+3.60
V
相关PDF资料 |
PDF描述 |
|---|---|
| ICS504MT | 66.7 MHz, VIDEO CLOCK GENERATOR, PDSO8 |
| ICS504M | 66.7 MHz, VIDEO CLOCK GENERATOR, PDSO8 |
| ICS514MLFT | 140 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS514MT | 140 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS514M | 140 MHz, OTHER CLOCK GENERATOR, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS-41350 | 功能描述:50Hz ~ 20kHz Digital, PDM Microphone MEMS (Silicon) Omnidirectional (-32dB ±1dB) 制造商:invensense 系列:- 包装:* 零件状态:有效 类型:MEMS（硅） 输出类型:数字，PDM 方向:全向 频率范围:50Hz ~ 20kHz 灵敏度:-32dB ±1dB 信噪比:64dB 阻抗:- 电压 - 额定:- 电压范围:1.65 ~ 3.63V 电流 - 电源:750μA 端口位置:底部 密封等级:无 端接:* 大小/尺寸:* 高度（最大值）:* 形状:* 标准包装:1 |
| ICS421002AI01 | 制造商:ICS 制造商全称:ICS 功能描述:FEMTOCLOCKS? CRYSTAL-TO-HSTL FREQUENCY SYNTHESIZER |
| ICS421002AIL | 制造商:ICS 制造商全称:ICS 功能描述:FEMTOCLOCKS? CRYSTAL-TO-HSTL FREQUENCY SYNTHESIZER |
| ICS421004AI01 | 制造商:ICS 制造商全称:ICS 功能描述:FEMTOCLOCKS? CRYSTAL-TO-HSTL FREQUENCY SYNTHESIZER |
| ICS421-05 | 制造商:ICS 制造商全称:ICS 功能描述:DIGITAL VIDEO CAMERA CLOCK |
发布紧急采购，3分钟左右您将得到回复。