- 您现在的位置：买卖IC网 > PDF目录175707 > ICS5342-1 Analog IC PDF资料下载
参数资料
| 型号： | ICS5342-1 |
| 英文描述： | Analog IC |
| 中文描述： | 模拟IC |
| 文件页数： | 6/36页 |
| 文件大小： | 1017K |
| 代理商： | ICS5342-1 |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
ICS5342
GENDAC
14
Functional Description
This section describes the register address and bit definition
for the RAMDAC and the Frequency Synthesizer sections.
Color Palette
Command Register
(RS0-RS2 = 011)
(RS0-RS1 = 01 with hidden flag)
By setting bits 4 and 7-5 in the command register the
ICS5342 can be programmed for different color modes and
the DACs can be turned off for low power operation.
Bit 7-4
Color Mode Select - These three bits select the
Color Mode of RAMDAC operation as shown in
the following table “Color Mode Select” (default
is 0 at power up).
Bit 3-2
(Reserved) Set to ‘0’ for future compatibility.
Bit 1
Test Mode - When bit 1 is set checksum accumu-
lation is enabled. If bit 0 is also set the oscillator
and synthesizers are turned off for minimum
noise.
Bit 0
Power Down Mode of RAMDAC - When this bit
is set to 0 (default is 0), the device operates nor-
mally. If this bit is set to 1, the power and clock
to the Color Palette RAM and DACs are turned
off. The data in the Color Palette RAM are still
preserved. The CPU can access without loss of
data by internal automatic clock start/stop con-
trol. The DAC outputs become the same as
BLANK* (sync) level output during power down
mode. This bit does not affect the PLL clock syn-
thesizer function unless test mode is enabled.
Command Registers
7654
3
2
1
0
2103
Reserved = 0
Test mode
Snooze
Color Mode Select
8-BIT INTERFACE
Mode
Number
CM3
(CR4)
CM2
(CR7)
CM1
(CR6)
CM0
(CR5)
Color Mode
Clock Cycles/
Pixel Bits
0
0000
8-bit Pseudo Color With Palette (default)
1
0001
15-bit Direct Color With Bypass (Hi-Color)
2
3
0010
24-Bit True Color With Bypass (True Color)
3
2
0011
16-bit Direct Color With Bypass (XGA)
2
1
0100
15-bit Direct Color With Bypass (hi-color)
2
1
0101
15-bit Direct Color With Bypass (Hi-Color)
2
0110
15-bit Direct Color With Bypass (Hi-Color)
2
3
0111
24-bit True Color With Bypass (True Color)
3
16-BIT INTERFACE
Mode
Number
CM3
(CR4)
CM2
(CR7)
CM1
(CR6)
CM0
(CR5)
Color Mode
Clock Cycles/
Pixel Bits
4
1000
Multiplexed 16-bit Pseudo Color With Palette
1/2
5
1001
15-bit Direct Color With Bypass (Hi-Color)
1
6
1010
16-bit Direct Color With Bypass (XGA
1
7
1011
24-bit True Color With Bypass (True Color)
2
8
1100
24-bit Packed True Color With Bypass
(true-color)
3/2
1101
Reserved
1110
Reserved
1111
Reserved
相关PDF资料 |
PDF描述 |
|---|---|
| ICS5342-2 | Analog IC |
| ICS5342-3 | Analog IC |
| ICS9111M-06 | Miscellaneous Clock Generator |
| ICS9117M02 | Peripheral IC |
| ICS9118M-02 | Miscellaneous Clock Generator |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS5342-2 | 制造商:ICS 制造商全称:ICS 功能描述:Analog IC |
| ICS5342-3 | 制造商:ICS 制造商全称:ICS 功能描述:Analog IC |
| ICS5342ADD | 制造商:ICS 制造商全称:ICS 功能描述:Addendum to ICS5342 Data Sheet |
| ICS5342V | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Peripheral IC |
| ICS541 | 制造商:ICS 制造商全称:ICS 功能描述:PRELIMINARY INFORMATION PLL Clock Divider |
发布紧急采购，3分钟左右您将得到回复。