参数资料
型号: ICS552G-02I
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: 时钟及定时
英文描述: 552 SERIES, LOW SKEW CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
封装: 4.40 MM, 0.65 MM PITCH, MO-153, TSSOP-16
文件页数: 2/7页
文件大小: 185K
代理商: ICS552G-02I
ICS552-02
LOW SKEW 2 INPUT MUX AND 1 TO 8 CLOCK BUFFER
CLOCK MUX AND BUFFER
IDT / ICS LOW SKEW 2 INPUT MUX AND 1 TO 8 CLOCK BUFFER
2
ICS552-02
REV J 082907
Pin Assignment
Input Source Select
Pin Descriptions
External Components
A minimum number of external components are required for proper operation. Decoupling capacitors of
0.01
F should be connected between VDD on pin 2 and GND on pin 7, and between VDD on pin 15 and
GND on pin 10, as close to the device as possible. A 33
series terminating resistor should be used on
each clock output if the trace is longer than 1 inch.
To achieve the low output skews that the ICS552-02 is capable of, careful attention must be paid to board
layout. Essentially, all 8 outputs must have identical terminations, identical loads, and identical trace
geometries. If they do not, the output skew will be degraded. For example, using a 30
series termination
on one output (with 33
on the others) will cause at least 15ps of skew.
12
1
11
2
10
3
9
OE
4
VDD
5
Q0
6
VDD
7
Q1
8
Q2
Q7
Q6
Q5
Q3
Q4
INA
GND
16
15
14
13
INB
SELA
16 Pin TSSOP
SELA
Input
0INB
1INA
Pin
Number
Pin
Name
Pin
Type
Pin Description
1
OE
Input
Output Enable. Tri-states outputs when low. Internal pull-up resistor.
2
VDD
Power
Connect to +2.5V, +3.3V or +5.0V. Must be the same as pin 15.
3
Q0
Output
Clock Output 0
4
Q1
Output
Clock Output 1
5
Q2
Output
Clock Output 2
6
Q3
Output
Clock Output 3
7
GND
Power
Connect to ground.
8
INB
Input
Clock Input B. 5V tolerant input.
9
INA
Input
Clock Input A. 5V tolerant input.
10
GND
Power
Connect to ground.
11
Q4
Output
Clock Output 4
12
Q5
Output
Clock Output 5
13
Q6
Output
Clock Output 6
14
Q7
Output
Clock Output 7
15
VDD
Power
Connect to + 2.5V, +3.3V or +5.0V. Must be the same as pin 2.
16
SELA
Input
Selects either INA or INB. Internal pull-up resistor.
相关PDF资料
PDF描述
ICS552G-02LF 552 SERIES, LOW SKEW CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
ICS552G-02LF 552 SERIES, LOW SKEW CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
ICS552R-01B 552 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20
ICS552R-01BILF 552 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20
ICS552R-01BI 552 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20
相关代理商/技术参数
参数描述
ICS552G-02ILN 功能描述:IC CLOCK BUFFER MUX 2:8 16-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟缓冲器,驱动器 系列:ClockBlocks™ 产品培训模块:High Bandwidth Product Overview 标准包装:1,000 系列:Precision Edge® 类型:扇出缓冲器(分配) 电路数:1 比率 - 输入:输出:1:4 差分 - 输入:输出:是/是 输入:CML,LVDS,LVPECL 输出:CML 频率 - 最大:2.5GHz 电源电压:2.375 V ~ 2.625 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘,16-MLF? 供应商设备封装:16-MLF?(3x3) 包装:带卷 (TR)
ICS552G-02ILNT 功能描述:IC CLOCK BUFFER MUX 2:8 16-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟缓冲器,驱动器 系列:ClockBlocks™ 产品培训模块:High Bandwidth Product Overview 标准包装:1,000 系列:Precision Edge® 类型:扇出缓冲器(分配) 电路数:1 比率 - 输入:输出:1:4 差分 - 输入:输出:是/是 输入:CML,LVDS,LVPECL 输出:CML 频率 - 最大:2.5GHz 电源电压:2.375 V ~ 2.625 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘,16-MLF? 供应商设备封装:16-MLF?(3x3) 包装:带卷 (TR)
ICS552G-02IT 功能描述:IC CLOCK BUFFER MUX 2:8 16-TSSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟缓冲器,驱动器 系列:ClockBlocks™ 标准包装:1 系列:HiPerClockS™ 类型:扇出缓冲器(分配),多路复用器 电路数:1 比率 - 输入:输出:2:18 差分 - 输入:输出:是/无 输入:CML,LVCMOS,LVPECL,LVTTL,SSTL 输出:LVCMOS,LVTTL 频率 - 最大:250MHz 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP(7x7) 包装:- 其它名称:800-1923-6
ICS552G-02T 制造商:ICS 制造商全称:ICS 功能描述:LOW SKEW 2 INPUT MUX AND 1 TO 8 CLOCK BUFFER
ICS552G-03 制造商:ICS 制造商全称:ICS 功能描述:LOW SKEW 1 TO 8 CLOCK BUFFER (4 AT 1X, 4 AT 1/2X)