- 您现在的位置：买卖IC网 > PDF目录65531 > ICS671M-05ILF PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 PDF资料下载
参数资料
| 型号： | ICS671M-05ILF |
| 元件分类： | 时钟及定时 |
| 英文描述： | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| 封装： | 0.150 INCH, SOIC-16 |
| 文件页数： | 2/7页 |
| 文件大小： | 176K |
| 代理商： | ICS671M-05ILF |
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER
MDS 671-05 F
2
Revision 031004
Integrated Circuit Systems l 525 Race Street, San Jose, CA 95126 l tel (408) 297-1201 l
www.icst.com
ICS671-05
Pin Assignment
Output Clock Mode Select Table
Note 1. Outputs are in high impedence state
Note 2: Buffer mode only; not zero delay between input and output.
Pin Descriptions
12
1
11
2
10
CLKIN
FBIN
3
9
CLKA1
4
CLKA2
CLKA4
5
VDD
6
CLKA3
7
GND
8
CLKB1
VDD
GND
CLKB4
CLKB2
CLKB3
S2
S1
16
15
14
13
16-pin narrow (150 mil) SOIC and
16-pin (173 mil) TSSOP
S1
S0
CLKA1:A4
CLKB1:B4
A and B Source
PLL Status
0
Tri-state (note 1)
PLL
OFF
0
1
Running
Tri-state (note 1)
PLL
ON
1
0
Running
CLKIN (note 2)
OFF
1
Running
PLL
ON
Pin
Number
Pin
Name
Pin Type
Pin Description
1
CLKIN
Input
Clock input (5 V tolerant).
2-3
CLKA1:A4
Output
Clock outputs A1:A4. See table above.
4
VDD
Power
Power supply. Connect to 3.3 V.
5
GND
Power
Connect to ground.
6-7
CLKB1:B4
Output
Clock outputs B1:B4. See table above.
8
S2
Input
Select input 2. See table above. Internal pull-up.
9
S1
Input
Select input 1. See table above. Internal pull-up.
10-11
CLKB1:B4
Output
Clock outputs B1:B4. See table above.
12
GND
Power
Connect to ground.
13
VDD
Power
Power supply. Connect to 3.3 V.
14-15
CLKA1:A4
Output
Clock outputs A1:A4. See table above.
16
FBIN
Input
Feedback input. Connect to any output under normal operation (5 V tolerant).
相关PDF资料 |
PDF描述 |
|---|---|
| ICS671G-15 | 671 SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
| ICS671M-02ILF | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| ICS671M-02I | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| ICS671M-02ILF | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| ICS671M-02IT | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS671M-06I | 制造商:ICS 制造商全称:ICS 功能描述:3.3 VOLT ZERO DELAY, LOW SKEW BUFFER |
| ICS671M-06ILF | 制造商:ICS 制造商全称:ICS 功能描述:3.3 VOLT ZERO DELAY, LOW SKEW BUFFER |
| ICS671M-06ILFT | 制造商:ICS 制造商全称:ICS 功能描述:3.3 VOLT ZERO DELAY, LOW SKEW BUFFER |
| ICS671M-06IT | 制造商:ICS 制造商全称:ICS 功能描述:3.3 VOLT ZERO DELAY, LOW SKEW BUFFER |
| ICS672-01 | 制造商:ICS 制造商全称:ICS 功能描述:QuadraClock⑩ Quadrature Delay Buffer |
发布紧急采购，3分钟左右您将得到回复。