- 您现在的位置：买卖IC网 > PDF目录61071 > ICS673M-01LFT (INTEGRATED DEVICE TECHNOLOGY INC) 673 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 PDF资料下载
参数资料
| 型号： | ICS673M-01LFT |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | 673 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| 封装： | 0.150 INCH, ROHS COMPLIANT, SOIC-16 |
| 文件页数： | 7/9页 |
| 文件大小： | 225K |
| 代理商： | ICS673M-01LFT |
ICS673-01
PLL BUILDING BLOCK
IDT / ICS PLL BUILDING BLOCK
7
ICS673-01
REV Q 071906
Determining the Loop Filter Values
The loop filter components consist of CS, CP, and RS.
Calculating these values is best illustrated by an example.
Using the example in Figure 1, we can synthesize 20 MHz
from a 200 kHz input.
The phase locked loop may be approximately described by
the following equations:
Bandwidth
Damping factor,
where:
KO = VCO gain (Hz/V)
Icp = Charge pump current (A)
N = Total feedback divide from VCO,
including the internal VCO post divider
CS = Loop filter capacitor (Farads)
RS = Loop filter resistor (Ohms)
As a general rule, the bandwidth should be at least 20 times
less than the reference frequency, i.e.,
In this example, using the above equation, bandwidth
should be less than or equal to 10 kHz. By setting the
bandwith to 10kHz and using the first equation, RS can be
determined since all other variables are known. In the
example of Figure 1, N = 200, comprising the divide by 2 on
the chip (VCO post divider) and the external divide by 100.
Therefore, the bandwidth equation becomes:
and RS = 26 k
Choosing a damping factor of 0.7 (a minimal damping factor
than can be used to ensure fast lock time), damping factor
equation becomes:
and CS = 1.32 nF (1.2 nF is the nearest standard value).
The capacitor CP is used to damp transients from the
charge pump and should be approximately 1/20th the size
of CS, i.e.,
Therefore, CP = 60 pF (56 pF nearest standard value).
To summarize, the loop filter components are:
CS = 1.2 nf
CP = 56 pf
RS = 26 k
Output Clock Alignment to REFIN
When choosing either CLK1 or CLK2 to drive the feedback
divider, ICS recommends that CLK2 be used so that the
falling edges of CLK2 and REFIN, and the rising edge of
CLK1, are all synchronized. If CLK1 is used for feedback,
CLK2 may be either a rising or falling edge when compared
to REFIN. See diagrams below.
NBW
R
S
K
O
I
CP
2
πN
----------------------------
=
ζ
R
S
2
------
K
O
I
CP
C
S
N
-----------------------------
=
BW
REFIN
() 20
≤
10,000
R
S
190 10
6
2.5 10
6
–
2
π 200
----------------------------------------------------------
=
0.7
25 000
,
2
----------------
190 10
6
2.5 10
6
–
C
S
200
----------------------------------------------------------
=
C
P
C
S 20
CLK2 Feedback
CLK1
CLK2
REFIN
CLK1 Feedback
CLK1
CLK2
REFIN
相关PDF资料 |
PDF描述 |
|---|---|
| ICS680G-01T | 66.6666 MHz, OTHER CLOCK GENERATOR, PDSO24 |
| ICS7151M-40LF | 133.4 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS7151M-50 | 16.7 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS7151MI-20LF | 66.7 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS7151MI-50 | 16.7 MHz, OTHER CLOCK GENERATOR, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS673M-01T | 功能描述:IC PLL BUILDING BLOCK 16-SOIC RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 产品变化通告:Product Discontinuation 04/May/2011 标准包装:96 系列:- 类型:时钟倍频器，零延迟缓冲器 PLL:带旁路 输入:LVTTL 输出:LVTTL 电路数:1 比率 - 输入:输出:1:8 差分 - 输入:输出:无/无 频率 - 最大:133.3MHz 除法器/乘法器:是/无 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:管件 其它名称:23S08-5HPGG |
| ICS674-01 | 制造商:ICS 制造商全称:ICS 功能描述:User Configurable Divider |
| ICS674R-01 | 功能描述:IC DIVIDER USER CONFIG 28-SSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 产品变化通告:Product Discontinuation 04/May/2011 标准包装:96 系列:- 类型:时钟倍频器，零延迟缓冲器 PLL:带旁路 输入:LVTTL 输出:LVTTL 电路数:1 比率 - 输入:输出:1:8 差分 - 输入:输出:无/无 频率 - 最大:133.3MHz 除法器/乘法器:是/无 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:管件 其它名称:23S08-5HPGG |
| ICS674R-01I | 功能描述:IC DIVIDER USER CONFIG 28-SSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 产品变化通告:Product Discontinuation 04/May/2011 标准包装:96 系列:- 类型:时钟倍频器，零延迟缓冲器 PLL:带旁路 输入:LVTTL 输出:LVTTL 电路数:1 比率 - 输入:输出:1:8 差分 - 输入:输出:无/无 频率 - 最大:133.3MHz 除法器/乘法器:是/无 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:管件 其它名称:23S08-5HPGG |
| ICS674R-01ILF | 功能描述:IC DIVIDER USER CONFIG 28-SSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS，LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP（7x7） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。