- 您现在的位置：买卖IC网 > PDF目录67110 > ICS674R-01ILFT SPECIALTY LOGIC CIRCUIT, PDSO28 PDF资料下载
参数资料
| 型号： | ICS674R-01ILFT |
| 元件分类： | 标准逻辑 |
| 英文描述： | SPECIALTY LOGIC CIRCUIT, PDSO28 |
| 封装： | 0.150 INCH, LEAD FREE, SSOP-28 |
| 文件页数： | 3/7页 |
| 文件大小： | 168K |
| 代理商： | ICS674R-01ILFT |
USER CONFIGURABLE DIVIDER
MDS 674-01 E
3
Revision 082305
Integrated Circuit Systems l 525 Race Street, San Jose, CA 95126 l tel (408) 297-1201 l
www.icst.com
ICS674-01
External Components
The ICS674-01 requires a minimum number of external components for proper operation. A 0.01
F
decoupling capacitor should be connected between each VDD and GND as close to the device as
possible. A series termination resistor of 33
should be used in series with OUTA and OUTB pins.
Determining (setting) the Divider
The user has full control in setting the desired divide. The user should connect the appropriate divider
select input pins directly to ground (or VDD, although this is not required because of internal pull-ups)
during Printed Circuit Board layout, ensuring that the ICS674-01 will automatically produce the correct
divide when all components are soldered. It is also possible to connect the inputs to parallel I/O ports in
order to change divides. The divides of the ICS674-01 can be determined by the following equations:
Divide A = DAW + 2
Where
Divider A Word (DAW) = 1 to 127 (0 is not permitted)
Divide B = (DBW+8) x PD
Where
Divider B Word (DBW) = 4 to 511 (0, 1, 2, 3 are not permitted)
Post Divider (PD) = values on page 2
For example, suppose Divide A is desired to be 61 and Divide B is desired to be 284, then DAW = 59,
DBW = 276, and PD = 1. This means A6:A0 is 0111011, B8:B0 is 100010100 and S2:S0 is 110. Since all
inputs have pull-ups, it is only necessary to ground the zero pins, namely A6, A2, B7, B6, B5, B1, B0, and
S0.
These configuration pins can be changed at any time during operation.
相关PDF资料 |
PDF描述 |
|---|---|
| ICS674R-01ILF | SPECIALTY LOGIC CIRCUIT, PDSO28 |
| ICS726T | 36 MHz, OTHER CLOCK GENERATOR, PDSO6 |
| ICS728M | 27 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS83023AM | 83026 SERIES, LOW SKEW CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS83023AMT | 83026 SERIES, LOW SKEW CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS674R-01IT | 功能描述:IC DIVIDER USER CONFIG 28-SSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 产品变化通告:Product Discontinuation 04/May/2011 标准包装:96 系列:- 类型:时钟倍频器，零延迟缓冲器 PLL:带旁路 输入:LVTTL 输出:LVTTL 电路数:1 比率 - 输入:输出:1:8 差分 - 输入:输出:无/无 频率 - 最大:133.3MHz 除法器/乘法器:是/无 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:管件 其它名称:23S08-5HPGG |
| ICS674R-01LF | 功能描述:IC DIVIDER USER CONFIG 28-SSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 频率合成器 PLL:是 输入:晶体 输出:时钟 电路数:1 比率 - 输入:输出:1:1 差分 - 输入:输出:无/无 频率 - 最大:1GHz 除法器/乘法器:是/无 电源电压:4.5 V ~ 5.5 V 工作温度:-20°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-LSSOP（0.175"，4.40mm 宽） 供应商设备封装:16-SSOP 包装:带卷 (TR) 其它名称:NJW1504V-TE1-NDNJW1504V-TE1TR |
| ICS674R-01LFT | 功能描述:IC DIVIDER USER CONFIG 28-SSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS，LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP（7x7） 包装:带卷 (TR) |
| ICS674R-01T | 功能描述:IC DIVIDER USER CONFIG 28-SSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 产品变化通告:Product Discontinuation 04/May/2011 标准包装:96 系列:- 类型:时钟倍频器，零延迟缓冲器 PLL:带旁路 输入:LVTTL 输出:LVTTL 电路数:1 比率 - 输入:输出:1:8 差分 - 输入:输出:无/无 频率 - 最大:133.3MHz 除法器/乘法器:是/无 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:管件 其它名称:23S08-5HPGG |
| ICS680-01 | 制造商:ICS 制造商全称:ICS 功能描述:Networking Clock Synthesizer and Zero Delay Buffer |
发布紧急采购，3分钟左右您将得到回复。