- 您现在的位置：买卖IC网 > PDF目录67686 > ICS83023AMILFT 83023 SERIES, LOW SKEW CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 PDF资料下载
参数资料
| 型号： | ICS83023AMILFT |
| 元件分类： | 时钟及定时 |
| 英文描述： | 83023 SERIES, LOW SKEW CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| 封装： | 3.80 X 4.80 MM, 1.47 MM HEIGHT, ROHS COMPLIANT, MS-012, SOIC-8 |
| 文件页数： | 8/12页 |
| 文件大小： | 196K |
| 代理商： | ICS83023AMILFT |
83023AMI
www.icst.com/products/hiperclocks.html
REV. B DECEMBER 12, 2005
5
Integrated
Circuit
Systems, Inc.
ICS83023I
DUAL, 1-TO-1
DIFFERENTIAL-TO-LVCMOS TRANSLATOR/BUFFER
ADDITIVE PHASE JITTER
Additive Phase Jitter @ 100MHz
(12kHz to 20MHz)
= 0.14ps typical
0
-10
-20
-30
-40
-50
-60
-70
-80
-90
-100
-110
-120
-130
-140
-150
-160
-170
-180
-190
1k
10k
100k
1M
10M
100M
The spectral purity in a band at a specific offset from the
fundamental compared to the power of the fundamental is
called the dBc Phase Noise. This value is normally expressed
using a Phase noise plot and is most often the specified plot
in many applications. Phase noise is defined as the ratio of
the noise power present in a 1Hz band at a specified offset
from the fundamental frequency to the power value of the
fundamental. This ratio is expressed in decibels (dBm) or a
As with most timing specifications, phase noise measure-
ments have issues. The primary issue relates to the limita-
tions of the equipment. Often the noise floor of the equipment
is higher than the noise floor of the device. This is illustrated
ratio of the power in the 1Hz band to the power in the funda-
mental. When the required offset is specified, the phase noise
is called a dBc value, which simply means dBm at a specified
offset from the fundamental. By investigating jitter in the fre-
quency domain, we get a better understanding of its effects
on the desired application over the entire time record of the
signal. It is mathematically possible to calculate an expected
bit error rate given a phase noise plot.
above. The device meets the noise floor of what is shown, but
can actually be lower. The phase noise is dependant on the
input source and measurement equipment.
OFFSET FROM CARRIER FREQUENCY (HZ)
SSB
P
HASE
N
OISE
dB
c/H
Z
相关PDF资料 |
PDF描述 |
|---|---|
| ICS83026AMILF | 83026 SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS83026AMILFT | 83026 SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS83026AMILF | 83026 SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS83026BGI-01LFT | 83026 SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS83026BMI-01LFT | 83026 SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS83023AMIT | 制造商:ICS 制造商全称:ICS 功能描述:DIFFERENTIAL-TO-LVCMOS TRANSLATOR/BUFFER |
| ICS83023I | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:DUAL, 1-TO-1 DIFFERENTIAL-TOLVCMOS TRANSLATOR/BUFFER |
| ICS830-23I | 制造商:ICS 制造商全称:ICS 功能描述:DIFFERENTIAL-TO-LVCMOS TRANSLATOR/BUFFER |
| ICS83026AMI | 制造商:ICS 制造商全称:ICS 功能描述:LOW SKEW, 1-TO-2 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER |
| ICS83026AMILF | 功能描述:IC CLK BUFFER 1:2 350MHZ 8-SOIC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟缓冲器，驱动器 系列:HiPerClockS™ 产品培训模块:High Bandwidth Product Overview 标准包装:1,000 系列:Precision Edge® 类型:扇出缓冲器（分配） 电路数:1 比率 - 输入:输出:1:4 差分 - 输入:输出:是/是 输入:CML，LVDS，LVPECL 输出:CML 频率 - 最大:2.5GHz 电源电压:2.375 V ~ 2.625 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘，16-MLF? 供应商设备封装:16-MLF?（3x3） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。