参数资料
型号: ICS8421004AGI-01T
元件分类: 时钟产生/分配
英文描述: 170 MHz, OTHER CLOCK GENERATOR, PDSO24
封装: 4.40 X 7.80 MM, 0.92 MM HEIGHT, MO-153, TSSOP-24
文件页数: 12/13页
文件大小: 196K
代理商: ICS8421004AGI-01T
8421004AGI-01
www.icst.com/products/hiperclocks.html
REV. A MARCH 10, 2006
8
Integrated
Circuit
Systems, Inc.
ICS8421004I-01
FEMTOCLOCKSCRYSTAL-TO-
HSTL FREQUENCY SYNTHESIZER
CRYSTAL INPUT INTERFACE
The ICS8421004I-01 has been characterized with 18pF par-
allel resonant crystals. The capacitor values shown in Figure
Figure 2. CRYSTAL INPUt INTERFACE
2 below were determined using a 25MHz 18pF parallel reso-
nant crystal and were chosen to minimize the ppm error.
ICS8421004I-01
APPLICATION INFORMATION
As in any high speed analog circuitry, the power supply pins
are vulnerable to random noise. The ICS8421004I-01 provides
separate power supplies to isolate any high switching
noise from the outputs to the internal PLL. V
DD, VDDA, and VDDO
should be individually connected to the power supply
plane through vias, and bypass capacitors should be
used for each pin. To achieve optimum jitter performance,
power supply isolation is required. Figure 1 illustrates how
a 10
Ω resistor along with a 10F and a .01μF bypass
capacitor should be connected to each V
DDA.
POWER SUPPLY FILTERING TECHNIQUES
FIGURE 1. POWER SUPPLY FILTERING
10
Ω
V
DDA
10
μF
.01
μF
3.3V or 2.5V
.01
μF
V
DD
C1
22p
X1
18pF Parallel Crystal
C2
22p
XTAL_OUT
XTAL_IN
INPUTS:
CRYSTAL INPUT:
For applications not requiring the use of the crystal oscillator
input, both XTAL_IN and XTAL_OUT can be left floating.
Though not required, but for additional protection, a 1k
Ω
resistor can be tied from XTAL_IN to ground.
REF_CLK INPUT:
For applications not requiring the use of the reference clock,
it can be left floating. Though not required, but for additional
protection, a 1k
Ω resistor can be tied from the REF_CLK to
ground.
LVCMOS CONTROL PINS:
All control pins have internal pull-ups or pull-downs; additional
resistance is not required but can be added for additional
protection. A 1k
Ω resistor can be used.
RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS
OUTPUTS:
HSTL OUTPUT
All unused HSTL outputs can be left floating. We recommend
that there is no trace attached. Both sides of the differential
output pair should either be left floating or terminated.
相关PDF资料
PDF描述
ICS8421004AGI-01 170 MHz, OTHER CLOCK GENERATOR, PDSO24
ICS8421004AGI-01LF 170 MHz, OTHER CLOCK GENERATOR, PDSO24
ICS8421004AGILF 226.66 MHz, OTHER CLOCK GENERATOR, PDSO24
ICS8421004AGILF 226.66 MHz, OTHER CLOCK GENERATOR, PDSO24
ICS8422002AGIT 226.66 MHz, OTHER CLOCK GENERATOR, PDSO20
相关代理商/技术参数
参数描述
ICS8421004AGIT 制造商:ICS 制造商全称:ICS 功能描述:FEMTOCLOCKS⑩ CRYSTAL-TO-HSTL FREQUENCY SYNTHESIZER
ICS8421004I 制造商:ICS 制造商全称:ICS 功能描述:FEMTOCLOCKS⑩ CRYSTAL-TO-HSTL FREQUENCY SYNTHESIZER
ICS8421004I-01 制造商:ICS 制造商全称:ICS 功能描述:FEMTOCLOCKS⑩ CRYSTAL-TO-HSTL FREQUENCY SYNTHESIZER
ICS8422002AGI 制造商:ICS 制造商全称:ICS 功能描述:FEMTOCLOCKS? CRYSTAL-TO-LVHSTL FREQUENCY SYNTHESIZER
ICS8422002AGI-01 制造商:ICS 制造商全称:ICS 功能描述:FEMTOCLOCKS⑩ CRYSTAL-TO-LVHSTL FREQUENCY SYNTHESIZER