参数资料
型号: ICS843101AGI-312T
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: 时钟产生/分配
英文描述: 312.5 MHz, OTHER CLOCK GENERATOR, PDSO16
封装: 4.4 X 5 MM, 0.92 MM HEIGHT, MO-153, TSSOP-16
文件页数: 5/17页
文件大小: 314K
代理商: ICS843101AGI-312T
843101AGI-312
www.icst.com/products/hiperclocks.html
REV. A NOVEMBER 1, 2005
13
Integrated
Circuit
Systems, Inc.
ICS843101I-312
FEMTOCLOCKSCRYSTAL-TO-LVPECL
312.5MHZ FREQUENCY MARGINING SYNTHESIZER
PRELIMINARY
POWER CONSIDERATIONS
This section provides information on power dissipation and junction temperature for the ICS843101I-312.
Equations and example calculations are also provided.
1. Power Dissipation.
The total power dissipation for the ICS843101I-312 is the sum of the core power plus the power dissipated in the load(s).
The following is the power dissipation for V
CC = 3.3V + 5% = 3.465V, which gives worst case results.
NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.
Power (core)
MAX = VCC_MAX * IEE_MAX = 3.465V * 92mA = 318.78mW
Power (outputs)
MAX = 30mW/Loaded Output pair
Total Power
_MAX (3.465V, with all outputs switching) = 318.78mW + 30mW = 348.78mW
2. Junction Temperature.
Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the
device. The maximum recommended junction temperature for HiPerClockSTM devices is 125°C.
The equation for Tj is as follows: Tj =
θ
JA * Pd_total + TA
Tj = Junction Temperature
θ
JA = Junction-to-Ambient Thermal Resistance
Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)
T
A = Ambient Temperature
In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance
θ
JA must be used. Assuming a
moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 81.8°C/W per Table 9 below.
Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:
85°C + 0.349W *81.8°C/W = 113.5°C. This is below the limit of 125°C.
This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow,
and the type of board (single layer or multi-layer).
θθθθθ
JA by Velocity (Linear Feet per Minute)
0
200
500
Single-Layer PCB, JEDEC Standard Test Boards
137.1°C/W
118.2°C/W
106.8°C/W
Multi-Layer PCB, JEDEC Standard Test Boards
89.0°C/W
81.8°C/W
78.1°C/W
NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.
TABLE 9. THERMAL RESISTANCE
θθθθθ
JA
FOR
16-PINTSSOP, FORCED CONVECTION
相关PDF资料
PDF描述
ICS843101AGI-312LFT 312.5 MHz, OTHER CLOCK GENERATOR, PDSO16
ICS843101AGI-312LF 312.5 MHz, OTHER CLOCK GENERATOR, PDSO16
ICS843101IAG-100LFT 100 MHz, OTHER CLOCK GENERATOR, PDSO16
ICS843101IAG-100LF 100 MHz, OTHER CLOCK GENERATOR, PDSO16
ICS84314AY-02LF 700 MHz, OTHER CLOCK GENERATOR, PQFP32
相关代理商/技术参数
参数描述
ICS843101I-100 制造商:ICS 制造商全称:ICS 功能描述:FEMTOCLOCKS⑩ CRYSTAL-TO-LVPECL 100MHZ FREQUENCY MARGINING SYNTHESIZER
ICS843101I-312 制造商:ICS 制造商全称:ICS 功能描述:FEMTOCLOCKS⑩ CRYSTAL-TO-LVPECL 312.5MHZ FREQUENCY MARGINING SYNTHESIZER
ICS843101IAG-100 制造商:ICS 制造商全称:ICS 功能描述:FEMTOCLOCKS? CRYSTAL-TO-LVPECL 100MHZ FREQUENCY MARGINING SYNTHESIZER
ICS843101IAG-100LF 制造商:ICS 制造商全称:ICS 功能描述:FEMTOCLOCKS⑩ CRYSTAL-TO-LVPECL 100MHZ FREQUENCY MARGINING SYNTHESIZER
ICS843101IAG-100LFT 制造商:ICS 制造商全称:ICS 功能描述:FEMTOCLOCKS? CRYSTAL-TO-LVPECL 100MHZ FREQUENCY MARGINING SYNTHESIZER