- 您现在的位置：买卖IC网 > PDF目录261240 > ICS84330AVT-01 700 MHz, OTHER CLOCK GENERATOR, PQCC28 PDF资料下载
参数资料
| 型号： | ICS84330AVT-01 |
| 元件分类： | XO, clock |
| 英文描述： | 700 MHz, OTHER CLOCK GENERATOR, PQCC28 |
| 封装： | 11.60 X 11.40 MM, 4.10 MM HEIGHT, PLASTIC, MS-018, LCC-28 |
| 文件页数： | 7/14页 |
| 文件大小： | 156K |
| 代理商： | ICS84330AVT-01 |
84330AV-01
www.icst.com/products/hiperclocks.html
REV. A FEBRUARY 14, 2003
2
Integrated
Circuit
Systems, Inc.
ICS84330-01
700MHZ, LOW JITTER, CRYSTAL-TO-3.3V
DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER
PRELIMINARY
FUNCTIONAL DESCRIPTION
NOTE: The functional description that follows describes operation using a 16MHz crystal. Valid PLL loop divider values for
different crystal or input frequencies are defined in the Input Frequency Characteristics, Table 6, NOTE 1.
The ICS84330-01 features a fully integrated PLL and therefore requires no external components for setting the loop band-
width. A quartz crystal is used as the input to the on-chip oscillator. The output of the oscillator is divided by 16 prior to the
phase detector. With a 16MHz crystal this provides a 1MHz reference frequency. The VCO of the PLL operates over a range
of 200MHz to 700MHz. The output of the M divider is also applied to the phase detector.
The phase detector and the M divider force the VCO output frequency to be 2M times the reference frequency divided by 16 by
adjusting the VCO control voltage. Note that for some values of M (either too high or too low), the PLL will not achieve lock. The
output of the VCO is scaled by a divider prior to being sent to each of the LVPECL output buffers. The divider provides a 50% output
duty cycle.
The programmable features of the ICS84330-01 support two input modes to program the M divider and N output divider. The two
input operational modes are parallel and serial.
Figure 1 shows the timing diagram for each mode. In parallel mode the nP_LOAD
input is LOW. The data on inputs M0 through M8 and N0 through N1 is passed directly to the M divider and N output divider. On the
LOW-to-HIGH transition of the nP_LOAD input, the data is latched and the M divider remains loaded until the next LOW transition
on nP_LOAD or until a serial event occurs. The TEST output is Mode 000 (shift register out) when operating in the parallel input
mode. The relationship between the VCO frequency, the crystal frequency and the M divider is defined as follows:
The M value and the required values of M0 through M8 are shown in Table 3B, Programmable VCO Frequency Function Table.
Valid M values for which the PLL will achieve lock are defined as 100
≤ M ≤ 350. The frequency out is defined as follows:
Serial operation occurs when nP_LOAD is HIGH and S_LOAD is LOW. The shift register is loaded by sampling the S_DATA bits
with the rising edge of S_CLOCK. The contents of the shift register are loaded into the M divider when S_LOAD transitions from
LOW-to-HIGH. The M divide and N output divide values are latched on the HIGH-to-LOW transition of S_LOAD. If S_LOAD is held
HIGH, data at the S_DATA input is passed directly to the M divider on each rising edge of S_CLOCK. The serial mode can be used
to program the M and N bits and test bits T2:T0. The internal registers T2:T0 determine the state of the TEST output as follows:
Time
SERIAL LOADING
PARALLEL LOADING
M, N
t
S
t
H
t
S
t
H
t
S
FIGURE 1. PARALLEL & SERIAL LOAD OPERATIONS
16
2M
fVCO =
fxtal x
N
fout =
fVCO
=
16
2M
fxtal x
N
T2
T1
T0
TEST Output
0
Shift Register Out
0
1
High
0
1
0
PLL Reference Xtal ÷ 16
0
1
(VCO ÷ M) /2 (non 50% Duty M divider)
1
0
fOUT
LVCMOS Output Frequency < 200MHz
1
0
1
Low
1
0
(S_CLOCK ÷ M) /2 (non 50% Duty Cycle M divider)
1
fOUT ÷ 4
fOUT
fOUT
S_CLOCK ÷ N divider
fOUT
T2
T1
T0
N 1
N 0
M8
M7
M6
M5
M4
M3
M2
M1
M0
S_CLOCK
S_DATA
S_LOAD
nP_LOAD
M0:M8, N0:N1
nP_LOAD
相关PDF资料 |
PDF描述 |
|---|---|
| ICS426G | 156.25 MHz, OTHER CLOCK GENERATOR, PDSO16 |
| IBM25PPC750FX-GB0132T | 32-BIT, 600 MHz, RISC PROCESSOR, CBGA292 |
| IBM25PPC750FX-GB0523T | 32-BIT, 700 MHz, RISC PROCESSOR, CBGA292 |
| IDT79RV4650-180DP8 | 64-BIT, 180 MHz, RISC PROCESSOR, PQFP208 |
| ICS952624YFT | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS84330AY03 | 制造商:ICS 制造商全称:ICS 功能描述:700MHZ, LOW JITTER, CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER |
| ICS84330AY-03 | 制造商:ICS 制造商全称:ICS 功能描述:700MHZ, LOW JITTER, CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER |
| ICS84330AY-03LF | 制造商:ICS 制造商全称:ICS 功能描述:700MHZ, LOW JITTER, CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER |
| ICS84330AY-03LFT | 制造商:ICS 制造商全称:ICS 功能描述:700MHZ, LOW JITTER, CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER |
| ICS84330AY-03T | 制造商:ICS 制造商全称:ICS 功能描述:700MHZ, LOW JITTER, CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER |
发布紧急采购，3分钟左右您将得到回复。