- 您现在的位置：买卖IC网 > PDF目录8748 > ICS8516FYILF (IDT, Integrated Device Technology Inc)IC CLK BUFF 1:16 700MHZ 48-LQFP PDF资料下载
参数资料
| 型号： | ICS8516FYILF |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 15/18页 |
| 文件大小： | 0K |
| 描述： | IC CLK BUFF 1:16 700MHZ 48-LQFP |
| 标准包装： | 250 |
| 系列： | HiPerClockS™ |
| 类型： | 扇出缓冲器（分配） |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:16 |
| 差分 - 输入:输出： | 是/是 |
| 输入： | HCSL，LVDS，LVHSTL，LVPECL，SSTL |
| 输出： | LVDS |
| 频率 - 最大： | 700MHz |
| 电源电压： | 3.135 V ~ 3.465 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-LQFP |
| 供应商设备封装： | 48-TQFP（7x7） |
| 包装： | 托盘 |
| 其它名称： | 8516FYILF ICS8516FYILF-ND |
ICS8516I REVISION B SEPTEMBER 10, 2009
6
2009 Integrated Device Technology, Inc.
ICS8516I Data Sheet
LOW SKEW, 1-TO-16 DIFFERENTIAL-TO-LVDS CLOCK DISTRIBUTION CHIP
ADDITIVE PHASE JITTER
Additive Phase Jitter @
155.52MHz (12kHz to 20MHz)
= 148fs typical
-50
-60
-70
-80
-90
-100
-120
-130
-140
-150
-160
1k
10k
100k
1M
10M
100M
The spectral purity in a band at a specific offset from the
fundamental compared to the power of the fundamental is called
the
dBc Phase Noise. This value is normally expressed using a
Phase noise plot and is most often the specified plot in many
applications. Phase noise is defined as the ratio of the noise power
present in a 1Hz band at a specified offset from the fundamental
frequency to the power value of the fundamental. This ratio is
expressed in decibels (dBm) or a ratio of the power in the 1Hz
As with most timing specifications, phase noise measurements
has issues relating to the limitations of the equipment. Often the
noise floor of the equipment is higher than the noise floor of the
band to the power in the fundamental. When the required offset
is specified, the phase noise is called a
dBc value, which simply
means dBm at a specified offset from the fundamental. By
investigating jitter in the frequency domain, we get a better
understanding of its effects on the desired application over the
entire time record of the signal. It is mathematically possible to
calculate an expected bit error rate given a phase noise plot.
device. This is illustrated above. The device meets the noise floor
of what is shown, but can actually be lower. The phase noise is
dependent on the input source and measurement equipment.
OFFSET FROM CARRIER FREQUENCY (HZ)
SSB
P
HASE
N
OISE
dB
c
/H
Z
相关PDF资料 |
PDF描述 |
|---|---|
| ICS8543BGILF | IC CLOCK BUFFER MUX 2:4 20-TSSOP |
| ICS8543BGLF | IC CLOCK BUFFER MUX 2:4 20-TSSOP |
| VE-JNL-MZ-F2 | CONVERTER MOD DC/DC 28V 25W |
| VE-JNL-MZ-F1 | CONVERTER MOD DC/DC 28V 25W |
| AD5310BRTZ-REEL7 | IC DAC 10BIT R-R W/BUFF SOT23-6 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS8516FYILFT | 功能描述:IC CLK BUFF 1:16 700MHZ 48-LQFP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟缓冲器，驱动器 系列:HiPerClockS™ 标准包装:74 系列:- 类型:扇出缓冲器（分配） 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 输入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 输出:HCSL，LVDS 频率 - 最大:400MHz 电源电压:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN（5x5） 包装:管件 |
| ICS8516FYIT | 制造商:Integrated Device Technology Inc 功能描述:IC FANOUT BUFFER LVDS 48LQFP 制造商:Integrated Device Technology Inc 功能描述:IC CLK BUFFER 1:16 700MHZ 48LQFP |
| ICS8516FYLF | 功能描述:IC CLK BUFF 1:16 700MHZ 48-LQFP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟缓冲器，驱动器 系列:HiPerClockS™ 产品培训模块:High Bandwidth Product Overview 标准包装:1,000 系列:Precision Edge® 类型:扇出缓冲器（分配） 电路数:1 比率 - 输入:输出:1:4 差分 - 输入:输出:是/是 输入:CML，LVDS，LVPECL 输出:CML 频率 - 最大:2.5GHz 电源电压:2.375 V ~ 2.625 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘，16-MLF? 供应商设备封装:16-MLF?（3x3） 包装:带卷 (TR) |
| ICS8516FYLFT | 功能描述:IC CLK BUFF 1:16 700MHZ 48-LQFP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟缓冲器，驱动器 系列:HiPerClockS™ 标准包装:74 系列:- 类型:扇出缓冲器（分配） 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 输入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 输出:HCSL，LVDS 频率 - 最大:400MHz 电源电压:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN（5x5） 包装:管件 |
| ICS8516FYT | 制造商:Integrated Device Technology Inc 功能描述:IC FANOUT BUFFER LVDS 48LQFP 制造商:Integrated Device Technology Inc 功能描述:IC CLK BUFFER 1:16 700MHZ 48LQFP |
发布紧急采购，3分钟左右您将得到回复。