- 您现在的位置：买卖IC网 > PDF目录67111 > ICS853210BYLFT LOW SKEW CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 PDF资料下载
参数资料
| 型号： | ICS853210BYLFT |
| 元件分类： | 时钟及定时 |
| 英文描述： | LOW SKEW CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| 封装： | 7 X 7 MM, 1.40 MM HEIGHT, LQFP-32 |
| 文件页数： | 8/10页 |
| 文件大小： | 132K |
| 代理商： | ICS853210BYLFT |
853210BY
www.icst.com/products/hiperclocks.html
REV. A JANUARY 30, 2003
7
Integrated
Circuit
Systems, Inc.
ICS853210
LOW SKEW, DUAL, 1-TO-5
DIFFERENTIAL-TO-2.5V/3.3V LVPECL/ECL FANOUT BUFFER
PRELIMINARY
The clock layout topology shown below is a typical termina-
tion for LVPECL outputs. The two different layouts mentioned
are recommended only as guidelines.
FOUT and nFOUT are low impedance follower outputs that gen-
erate ECL/LVPECL compatible outputs. Therefore, terminating
resistors (DC current path to ground) or current sources must
be used for functionality. These outputs are designed to drive
3.3V
F
OUT
F
IN
5
2 Zo
Z
o
5
2
Z
o
3
2
Z
o
3
2
Z
o = 50
Z
o = 50
RTT =
1
(V
OH + VOL / VCC –2) –2
Z
o
Z
o = 50
Z
o = 50
50
50
RTT
V
CC - 2V
F
IN
F
OUT
50
transmission lines. Matched impedance techniques should
be used to maximize operating frequency and minimize signal
distortion.
Figures 2A and 2B show two different layouts which
are recommended only as guidelines. Other suitable clock lay-
outs may exist and it would be recommended that the board
designers simulate to guarantee compatibility across all printed
circuit and clock component process variations.
TERMINATION FOR LVPECL OUTPUTS
FIGURE 2B. LVPECL OUTPUT TERMINATION
FIGURE 2A. LVPECL OUTPUT TERMINATION
Figure 1 shows an example of the differential input that can
be wired to accept single ended levels. The reference voltage
level V
BB generated from the device is connected to the
APPLICATION INFORMATION
WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS
FIGURE 1. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT
CLK_IN
C1
0.1uF
VDD(or VCC)
+
-
VBB
negative input. The C1 capacitor should be located as close
as possible to the input pin.
相关PDF资料 |
PDF描述 |
|---|---|
| ICS853210BYLF | LOW SKEW CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| ICS853210BY | LOW SKEW CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| ICS854210AYLF | LOW SKEW CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| ICS854210AYT | LOW SKEW CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| ICS8545AGLF | LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 4 INVERTED OUTPUT(S), PDSO20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS85322AGILF | 制造商:Integrated Device Technology Inc 功能描述:IC TRANSLATOR LVPECL 8TSSOP |
| ICS85322AGILFT | 制造商:Integrated Device Technology Inc 功能描述:IC TRANSLATOR LVPECL 8TSSOP |
| ICS85322AMILF | 功能描述:IC TRANSLATOR LVPECL 8-SOIC RoHS:是 类别:集成电路 (IC) >> 逻辑 - 变换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:100 系列:- 逻辑功能:变换器，双向 位数:2 输入类型:CMOS 输出类型:CMOS 数据速率:16Mbps 通道数:2 输出/通道数目:1 差分 - 输入:输出:无/无 传输延迟（最大）:15ns 电源电压:1.65 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:10-UFQFN 供应商设备封装:10-UTQFN（1.4x1.8） 包装:管件 |
| ICS85322AMILFT | 功能描述:IC TRANSLATOR LVPECL 8-SOIC RoHS:是 类别:集成电路 (IC) >> 逻辑 - 变换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:100 系列:- 逻辑功能:变换器，双向 位数:2 输入类型:CMOS 输出类型:CMOS 数据速率:16Mbps 通道数:2 输出/通道数目:1 差分 - 输入:输出:无/无 传输延迟（最大）:15ns 电源电压:1.65 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:10-UFQFN 供应商设备封装:10-UTQFN（1.4x1.8） 包装:管件 |
| ICS85322AMLF | 功能描述:IC TRANSLATOR DUAL LVPECL 8-SOIC RoHS:是 类别:集成电路 (IC) >> 逻辑 - 变换器 系列:- 标准包装:1 系列:100ELT 逻辑功能:变换器 位数:1 输入类型:TTL 输出类型:差分 数据速率:- 通道数:2 输出/通道数目:1 差分 - 输入:输出:无/是 传输延迟（最大）:0.6ns 电源电压:3 V ~ 3.8 V 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOIC 包装:Digi-Reel® 产品目录页面:1088 (CN2011-ZH PDF) 其它名称:576-1360-6 |
发布紧急采购，3分钟左右您将得到回复。