参数资料
型号: ICS9112AF-17T
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: 时钟及定时
英文描述: 9112 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
封装: 0.150 INCH, MO-137, SSOP-16
文件页数: 7/12页
文件大小: 163K
代理商: ICS9112AF-17T
4
ICS9112-17
0051J—02/05/04
Electrical Characteristics - OUTPUT
TA = 0 - 70°C; VDD = VDDL = 3.3 V +/-10%; CL = 20 - 30 pF (unless otherwise stated)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX UNITS
Output Impedance
RDSP
VO = VDD*(0.5)
10
24
Output Impedance
RDSN
VO = VDD*(0.5)
10
24
Output High Voltage
VOH
IOH = -8 mA
2.4
2.9
3.3
V
Output Low Voltage
VOL
IOL = 8 mA
0.25
0.4
V
Rise Time
1
Tr
VOL = 0.8 V, VOH = 2.0 V
1.2
2.0
ns
Fall Time
1
Tf
VOH = 2.0 V, VOL = 0.8 V
1.2
2.0
ns
PLL Lock Time1
tLOCK
Stable power supply, valid clock
presented on REF pin
1.0
ms
Dt
VT = 1.4V;Cl=30pF
40
50
60
%
Dt
VT = Vdd/2; Fout <66.6MHz
45
50
55
%
Tcyc-cyc
at 66MHz , Loaded Outputs
250
ps
Tcyc-cyc
>66MHz , Loaded Outputs
200
ps
Absolute Jitter
1
Tjabs
10000 cycles; Cl=30pF
-100
70
100
ps
Jitter; 1-Sigma
1
Tj1s
10000 cycles; Cl=30pF
14
30
ps
Skew
1
Tsk
VT = 1.4 V (Window) Output to Output
250
ps
Device to Device Skew
1 Tdsk-Tdsk
Measured at VDD/2 on the CLKOUT
pins of devices
0700
ps
Delay Input-Output
1
DR1
VT = 1.4 V
0700
ps
1 Guaranteed by design, not 100% tested in production.
Cycle to Cycle jitter
1
Duty Cycle
1
Electrical Characteristics - OUTPUT
TA = 0 - 70°C; VDD = VDDL = 5.0 V +/-10%; CL = 20 - 30 pF (unless otherwise stated)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX UNITS
Output Impedance
RDSP
VO = VDD*(0.5)
10
24
Output Impedance
RDSN
VO = VDD*(0.5)
10
24
Output High Voltage
VOH
IOH = -8 mA
2.4
2.9
5.0
V
Output Low Voltage
VOL
IOL = 8 mA
0.25
0.4
V
Rise Time
1
Tr
VOL = 0.8 V, VOH = 2.0 V
0.8
1.5
ns
Fall Time
1
Tf
VOH = 2.0 V, VOL = 0.8 V
1.0
1.5
ns
PLL Lock Time
1
tLOCK
Stable power supply, valid clock
presented on REF pin
1.0
ms
Duty Cycle
1
Dt
VT = 1.4V;Cl=30pF
40
50
60
%
Tcyc-cyc
at 66MHz , Loaded Outputs
250
ps
Tcyc-cyc
>66MHz , Loaded Outputs
200
ps
Absolute Jitter
1
Tjabs
10000 cycles; Cl=30pF
-100
60
100
ps
Jitter; 1-Sigma
1
Tj1s
10000 cycles; Cl=30pF
14
30
ps
Skew
1
Tsk
VT = 1.4 V (Window) Output to Output
250
ps
Device to Device
Skew
1
Tdsk-Tdsk
Measured at VDD/2 on the CLKOUT
pins of devices
0
700
ps
Delay Input-Output
1
DR1
VT = 1.4 V
0
700
ps
1 Guaranteed by design, not 100% tested in production.
Cycle to Cycle jitter
1
相关PDF资料
PDF描述
ICS97U877AH 97U SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA52
ICS91305AMLFT 91305 SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8
ICS97U870AHIT 97U SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA52
ICS97U877AKI 97U SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC40
ICS93732AFLF-T 93732 SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 6 INVERTED OUTPUT(S), PDSO28
相关代理商/技术参数
参数描述
ICS9112AG-16 功能描述:IC BUFFER ZD HI PERFORM 8-TSSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS,LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP(7x7) 包装:带卷 (TR)
ICS9112AG-16LF 功能描述:IC BUFFER ZD HI PERFORM 8-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS,LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP(7x7) 包装:带卷 (TR)
ICS9112AG-16LFT 功能描述:IC BUFFER ZD HI PERFORM 8-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS,LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP(7x7) 包装:带卷 (TR)
ICS9112AG-16LF-T 制造商:ICS 制造商全称:ICS 功能描述:Low Skew Output Buffer
ICS9112AG16T 制造商:ICS 功能描述: