- 您现在的位置：买卖IC网 > PDF目录65534 > ICS9147F-PPP-LF (INTEGRATED DEVICE TECHNOLOGY INC) 83.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 PDF资料下载
参数资料
| 型号： | ICS9147F-PPP-LF |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 83.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封装： | 0.300 INCH, SSOP-48 |
| 文件页数： | 2/7页 |
| 文件大小： | 253K |
| 代理商： | ICS9147F-PPP-LF |
2
ICS9147-22
Pin Descriptions
PIN NUMBER
PIN NAME
TYPE
DESCRIPTION
1
REF1
OUT
Reference clock output
2
REF0
OUT
Reference clock output
3, 10, 17, 24, 31,
31, 37, 43
GND
PWR
Ground (common)
4X1
IN
Crystal or reference input, nominally 14.318 MHz. Includes
internal load cap to GND and feedback resistor from X2.
5
X2
OUT
Crystal output, includes internal load cap to GND.
6, 47
N/C
-
Pins are not internally connected
7, 15
VDD2
PWR
Supply for PCICLKF, and PCICLK (0:5)
8
PCICLK_F
OUT
Free running PCI clock
9, 11, 12, 13, 14, 16
PCICLK (0:5)
OUT
PCI clocks
18
FS0
IN
Frequency select 0 input
1
19
FS1
IN
Frequency select 1 input
1
20
FS2
IN
Frequency select 2 input
1
21
VDD4
PWR
Supply for 48MHz and 24MHz clocks
22
48MHz
OUT
48MHz driver output for USB clock
23
24MHz
OUT
24MHz driver output for Super I/O clock
25, 28,34
VDD3
PWR
Supply for SDRAM (0:7)
26, 27, 29, 30,
32, 33, 35, 36
SDRAM (0:7)
OUT
SDRAMs clock at CPU speed
38, 39, 41, 42
CPUCLK (0:3)
OUT
CPUCLK clock output, powered by VDDL
40, 46
VDDL
PWR
Supply for CPUCLK (0:3) + IOAPIC
44
PD#
IN
Power down stops all clocks low and disables oscillator and
internal VCO’s.
2
45
IOAPIC
OUT
IOAPIC clock output, powered by VDDL at crystal frequency
48
VDD1
PWR
Supply for REF (0:1), X1, X2
Note 1: Internal pull-up resistor of nomimally 100K to 120K at 3.3V on indicated inputs.
Note 2: The PD# input pin has a protection diode clamp to the VDDL power supply. If VDDL is not connected to VDD, (ie
VDDL=2.5V, VDD=3.3V) then this input must have a series resistor if the logic high is connected to VDD. This input
series resistor provides current limit for the clamp diode. For a pullup to VDD it should be 1Kohm or more from the PD#
pin to VDD. If the PD# pin is being driven by logic powered by 3.3V, then a 100 series resistor will be suffcient.
相关PDF资料 |
PDF描述 |
|---|---|
| ICS9147F-22 | 83.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS9148M-60LF | 133.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| ICS9148F-60LF | 133.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| ICS9158-05M | 66.7 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO24 |
| ICS9159-13CW28W | 66.6 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS9148-02 | 制造商:ICS 制造商全称:ICS 功能描述:Pentium/ProTM System Clock Chip |
| ICS9148-03 | 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator & Integrated Buffers for PENTIUM/ProTM |
| ICS9148-08 | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:Frequency Generator & Integrated Buffers for PENTIUM/ProTM |
| ICS9148-08-PPP | 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator & Integrated Buffers for PENTIUM/Pro |
| ICS9148-10 | 制造商:ICS 制造商全称:ICS 功能描述:Pentium/ProTM System Clock Chip |
发布紧急采购，3分钟左右您将得到回复。