- 您现在的位置：买卖IC网 > PDF目录9605 > ICS9161A-01CW16LFT (IDT, Integrated Device Technology Inc)IC FREQUENCY GENERATOR 16-SOIC PDF资料下载
参数资料
| 型号： | ICS9161A-01CW16LFT |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 12/15页 |
| 文件大小： | 0K |
| 描述： | IC FREQUENCY GENERATOR 16-SOIC |
| 标准包装： | 1,000 |
| 类型： | 时钟/频率发生器 |
| PLL： | 是 |
| 主要目的： | 图形应用 |
| 输入： | 时钟，晶体 |
| 输出： | 时钟 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:2 |
| 差分 - 输入:输出： | 无/无 |
| 频率 - 最大： | 120MHz |
| 电源电压： | 4.75 V ~ 5.25 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 16-SOIC |
| 包装： | 带卷 (TR) |
| 其它名称： | 9161A-01CW16LFT |
6
ICS9161A
0210I—03/21/05
The serial data register is exactly 24 bits long, enough to
accept the data being sent. The stop bit acts as a load
command that passes the contents of the Serial Data
Register into the register indicated by the three address
bits. If a stop bit is not received after the serial register is
full, and more data is sent, all data in the register is ignored
and an error issued. If correct data is received, then the
unlocking mechanism re-arms, all data in the serial data
register is ignored, and an error is issued.
ERROUT# Operation
Any error in programming the ICS9161A is signaled by
ERROUT#. When the pin goes low, an error has been
detected. It stays low until the next unlock sequence. The
signal is invoked for any of the following errors: incorrect
start bit, incorrect data encoding, incorrect length of data
word, and incorrect stop bit.
Programming the ICS9161A
The ICS9161A has a wide operating range, but it is
recommended that it is operated within the following limits:
4.75V< VDD <5.25V
VDD supply voltage
1 MHz <FREF <60 MHz
FREF=Input Reference
Frequency
200 kHz <FREF/M <5 MHz
M=Reference divide 3
to 129
50 MHz < FVCO <120 MHz
FVCO=VCO output
frequency
FCLK
≤ 120 MHz
FCLK=output frequency
The frequency of the programmable oscillator FVCO is
determined by the following fields:
The equations used to determine the oscillator frequency
are:
N=N’ + 3 M=M’ + 2
FVCO=Prescale N/M FREF
where 3
≤ M ≤ 129 and 4 ≤ N ≤ 130
and prescale=2 or 4, as set in the control register
(Where N is the VCO divider & M is the reference
divider)
The value of FVCO must remain between 50 MHz and 120
MHz. As a result, for output frequencies below 50 MHz,
FVCO must be brought into range. To achieve this, an
output divisor is selected by setting the values of the Mux
Field (R) as follows:
Where the least significant bit is the last bit of M and the
most significant bit is the first bit of I.
Output Divisor
Unlike the ICD2061A, the ICS9161A’s VCO does not
require tuning to place it in certain ranges.The ICS9161A’s
VCO will operate from 50 MHz to 120 MHz without
adjusting theVCO gain.However, to maintain compatibility,
the I bits are programmed as in the ICD2061A.
These bits are dummy bits except for the following two
cases:
Index Field (I)
When the index field is set to 1111, VCLK is turned off and
both channels run from the same MCLK VCO.This is done
in an effort to reduce jitter, which may increase when
VCOs run at 2
n multiples of one another.If the two outputs
have to be multiples of one another, it is best to mux MCLK
over to the output of the VCLK VCO and to power-down the
VCLK VCO. The multiplexed frequency will be divided
down by the correct divisor (M) and output on VCLK.
d
l
e
i
Fs
t
i
B
f
o
#
)
I
(
x
e
d
n
I
)
'
N
(
e
u
l
a
v
r
e
t
n
u
o
c
N
)
R
(
x
u
M
)
'
M
(
e
u
l
a
v
r
e
t
n
u
o
c
M
4
7
3
7
Rr
o
s
i
v
i
D
0
1
0
1
0
1
0
1
0
1
0
1
2
4
8
6
1
2
3
4
6
8
2
1
IF
K
L
C
V
O
C
V
F
K
L
C
M
O
C
V
0
1
K
L
C
V
f
o
n
r
u
T
K
C
L
V
o
t
K
L
C
M
x
u
M
z
H
M
0
2
1
-
0
5
z
H
M
0
2
1
-
0
5
相关PDF资料 |
PDF描述 |
|---|---|
| D38999/26MJ43PN | CONN PLUG 43POS STRAIGHT W/PINS |
| VI-J6R-MX-F3 | CONVERTER MOD DC/DC 7.5V 75W |
| ICL3232IA-T | IC 2DRVR/2RCVR RS232 3V 16-SSOP |
| VI-J6P-MX-F4 | CONVERTER MOD DC/DC 13.8V 75W |
| D38999/20MH53HN | CONN RCPT 53POS WALL MNT W/PINS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS9161A-01CW16T | 功能描述:IC FREQUENCY GENERATOR 16-SOIC RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP（0.209"，5.30mm 宽） 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT |
| ICS9161-XXCN16 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Video/Graphics Clock Generator |
| ICS9161-XXCW16 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Video/Graphics Clock Generator |
| ICS9169A-70 | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:Frequency Generator for Workstation Systems |
| ICS9169AM-70 | 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator for Workstation Systems |
发布紧急采购，3分钟左右您将得到回复。