- 您现在的位置：买卖IC网 > PDF目录79611 > ICS9214DGLF-T (INTEGRATED DEVICE TECHNOLOGY INC) 9214 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 PDF资料下载
参数资料
| 型号： | ICS9214DGLF-T |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | 9214 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| 封装： | 0.173 INCH, 0.65 MM PITCH, LEAD FREE, MO-153, TSSOP-28 |
| 文件页数： | 2/18页 |
| 文件大小： | 310K |
| 代理商： | ICS9214DGLF-T |
10
Integrated
Circuit
Systems, Inc.
ICS9214
0809E—11/17/06
Thermal Characteristics
Parameter
Symbol
Conditions
Min.
Typ.
Max.
Units
θ
JA
Still air
120
°C/W
θ
JA
1 m/s air flow
95
°C/W
θ
JA
3 m/s air flow
80
°C/W
Thermal Resistance Junction to Case
θ
JC
20
°C/W
Thermal Resistance Junction to Top of
Case
Ψ
JT
Still Air
4.5
°C/W
Maximum Case Temp
120
°C
Thermal Resistance Junction to
Ambient
AC Characteristics-Outputs
TA = 0°C to +70°C; Supply Voltage AVDD2.5, VDD2.5 = 2.5 V +/- 0.125V (unless otherwise stated)
PARAMETER
1
SYMBOL
CONDITION
MIN
TYP
MAX
UNITS
Output clock cycle time
tCYCLE
1.5
2.5
ns
f = 400 to 635 MHz
-
40
ps
f = 635 to 800 MHz
-
30
ps
Output Phase error when
tracking SSC
tERR,SSC
-100
100
ps
Change in skew
tSKEW
3
TA = 0°C to +70°C,
AVDD2.5, VDD2.5 =
2.5 V +/- 0.125V
-15
ps
Long term average output
duty cycle
DC
45
55
%
f = 400 to 635 MHz
-
40
ps
f = 635 to 800 MHz
-
30
ps
Output rise and fall times
tR, tF
20% to 80% of output
voltage
100
300
ps
Difference between
output rise and fall time
on same pin of a single
device
tR-F
20% to 80% of output
voltage, f = 400 to 800 MHz
-
100
ps
Dynamic output
impedance
ZOUT
4
VOL = 0.9 V
1000
-
Notes:
5. Guaranteed by design and characterization, not 100% tested in production
is measured at common mode voltage.
2. Output short-term jitter is the absolute value fo the worst case deviation and is
defined in the Jitter section.
3. tSKEW is the timing difference between any two of the four differential clocks and
4. Zout is defined at the output pins.
1. Max and min output clock cycle times are based on nominal output frequencies
of 400 and 667 MHz respectively. For spread spectrum modulated input clocks,
the output clocks track the input modulation.
Short term jitter (over 1 to
6 clock cycles)
tJ
2
tDCERR
Cycle-to-cycle duty cycle
error
相关PDF资料 |
PDF描述 |
|---|---|
| ICS9214DGLF | 9214 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| ICS95V857AH-T | 95V SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA56 |
| ICS9112AM-16LFT | 9112 SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS9112AM-27LFT | 9112 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| I74F657D,112 | F/FAST SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO24 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS9214YGLF-T | 制造商:ICS 制造商全称:ICS 功能描述:Rambus XDR Clock Generator |
| ICS9219 | 制造商:ICS 制造商全称:ICS 功能描述:Direct Rambus Clock Generator Lite |
| ICS9219YGLF-T | 制造商:ICS 制造商全称:ICS 功能描述:Direct Rambus Clock Generator Lite |
| ICS9220 | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:Programmable RambusTM XDRTM Clock Generator |
| ICS9220B | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:Programmable RambusTM XDRTM Clock Generator |
发布紧急采购，3分钟左右您将得到回复。