- 您现在的位置：买卖IC网 > PDF目录69002 > ICS9214YGLF-T 9214 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 PDF资料下载
参数资料
| 型号： | ICS9214YGLF-T |
| 元件分类： | 时钟及定时 |
| 英文描述： | 9214 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| 封装： | 0.173 INCH, 0.65 MM PITCH, LEAD FREE, MO-153, TSSOP-28 |
| 文件页数： | 10/16页 |
| 文件大小： | 228K |
| 代理商： | ICS9214YGLF-T |
3
Integrated
Circuit
Systems, Inc.
ICS9214
0809E—11/17/06
General SMBus serial interface information for the ICS9214
How to Write:
Controller (host) sends a start bit.
Controller (host) sends the write address D8
(H)
ICS clock will
acknowledge
Controller (host) sends the begining byte location = N
ICS clock will
acknowledge
Controller (host) sends the data byte count = X
ICS clock will
acknowledge
Controller (host) starts sending
Byte N through
Byte N + X -1
(see Note 2)
ICS clock will
acknowledge each byte one at a time
Controller (host) sends a Stop bit
How to Read:
Controller (host) will send start bit.
Controller (host) sends the write address D8
(H)
ICS clock will
acknowledge
Controller (host) sends the begining byte
location = N
ICS clock will
acknowledge
Controller (host) will send a separate start bit.
Controller (host) sends the read address D9
(H)
ICS clock will
acknowledge
ICS clock will send the data byte count = X
ICS clock sends
Byte N + X -1
ICS clock sends
Byte 0 through byte X (if X
(H)
was written to byte 8).
Controller (host) will need to acknowledge each byte
Controllor (host) will send a not acknowledge bit
Controller (host) will send a stop bit
ICS (Sla ve /Re ce ive r)
T
WR
ACK
P
Byte N + X - 1
Data Byte Count = X
Beginning Byte N
stoP bit
X
B
yte
Index Block Write Operation
Slave Address D8(H)
Beginning Byte = N
WRite
starT bit
Controlle r (Host)
T
starT bit
WR
WRite
RT
Repeat starT
RD
ReaD
Beginning Byte N
Byte N + X - 1
N
Not acknowledge
PstoP bit
ICS (Sla ve /Re ce ive r)
Controlle r (Host)
X
Byte
ACK
Data Byte Count = X
ACK
Slave Address D9(H)
Index Block Read Operation
Slave Address D8(H)
Beginning Byte = N
ACK
相关PDF资料 |
PDF描述 |
|---|---|
| ICS9248YG-50-T | 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| ICS9248YG-50LF-T | 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| ICS9DB306BLLFT | 9DB SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| ICS9DB306BFLF | 9DB SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| ICSSSTU32864YHT | SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS9219 | 制造商:ICS 制造商全称:ICS 功能描述:Direct Rambus Clock Generator Lite |
| ICS9219YGLF-T | 制造商:ICS 制造商全称:ICS 功能描述:Direct Rambus Clock Generator Lite |
| ICS9220 | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:Programmable RambusTM XDRTM Clock Generator |
| ICS9220B | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:Programmable RambusTM XDRTM Clock Generator |
| ICS9222-01 | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:Dual Memory Clock Generator |
发布紧急采购，3分钟左右您将得到回复。