参数资料
型号: ICS9248YF-95LF
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: 时钟产生/分配
英文描述: 124 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
封装: LEAD FREE ANNEALED, SSOP-48
文件页数: 16/16页
文件大小: 299K
代理商: ICS9248YF-95LF
9
ICS9248- 95
310D—04/12/05
PCI_STOP# Timing Diagram
PCI_STOP# is an asynchronous input to the ICS9248-95. It is used to turn off the PCICLK [4:0] clocks for low power operation.
PCI_STOP# is synchronized by the ICS9248-95 internally. The minimum that the PCICLK [4:0] clocks are enabled (PCI_STOP#
high pulse) is at least 10 PCICLK [4:0] clocks. PCICLK [4:0] clocks are stopped in a low state and started with a full high pulse
width guaranteed. PCICLK [4:0] clock on latency cycles are only one rising PCICLK clock off latency is one PCICLK clock.
Notes:
1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9248 device.)
2. PCI_STOP# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized
inside the ICS9248.
3. All other clocks continue to run undisturbed.
4. CPU_STOP# is shown in a high (true) state.
相关PDF资料
PDF描述
ICS9248YF-96LF-T 150 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
ICS9248YFI-81LF 133.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
ICS9248YG-101LF-T 137 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
ICS9248YG-143-T 133.37 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
ICS9248YG-143LF-T 133.37 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
相关代理商/技术参数
参数描述
ICS9248YF-96LF-T 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator & Integrated Buffers for Celeron & PII/III⑩
ICS9248YF-96-T 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator & Integrated Buffers for Celeron & PII/III⑩
ICS9248YF-97-T 制造商:ICS 制造商全称:ICS 功能描述:Frequency Timing Generator for PENTIUM II Systems
ICS9248YF-98-T 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator & Integrated Buffers for Celeron & PII/III⑩
ICS9248YF-99 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator & Integrated Buffers for Celeron & PII/III⑩