参数资料
型号: ICS9248YFI-81LF
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: 时钟产生/分配
英文描述: 133.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
封装: 0.300 INCH, SSOP-48
文件页数: 2/18页
文件大小: 485K
代理商: ICS9248YFI-81LF
10
ICS9248 -81I
Advance Information
0851—08/06/03
PCI_STOP# Timing Diagram
PCI_STOP# is an synchronous input to the ICS9248-81I. It is used to turn off the PCICLK (0:4) clocks for low power
operation. PCI_STOP# is synchronized by the ICS9248-81I internally.The minimum that the PCICLK (0:4) clocks are
enabled (PCI_STOP# high pulse) is at least 10 PCICLK (0:4) clocks. PCICLK (0:4) clocks are stopped in a low state
and started with a full high pulse width guaranteed. PCICLK (0:4) clock on latency cycles are only one rising PCICLK
clock off latency is one PCICLK clock.
Notes:
1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9248 device.)
2. PCI_STOP# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized
inside the ICS9248.
3. All other clocks continue to run undisturbed.
4. CPU_STOP# is shown in a high (true) state.
相关PDF资料
PDF描述
ICS9248YG-101LF-T 137 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
ICS9248YG-143-T 133.37 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
ICS9248YG-143LF-T 133.37 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
ICS9248YF-143LF-T 133.37 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
ICS9248YG-150LN-T 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
相关代理商/技术参数
参数描述
ICS9248YG-101-T 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator & Integrated Buffers for PENTIUM/ProTM & K6
ICS9248YG-143-T 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator & Integrated Buffers for PENTIUM II/IIITM & K6
ICS9248YG-150-T 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator for Multi - Processor Servers
ICS9248YG-162-T 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator & Integrated Buffers for PENTIUM/ProTM & K6
ICS9248YG-171-T 制造商:ICS 制造商全称:ICS 功能描述:AMD - K7TM System Clock Chip