- 您现在的位置：买卖IC网 > PDF目录67707 > ICS950223YFLFT (INTEGRATED DEVICE TECHNOLOGY INC) 200.4 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 PDF资料下载
参数资料
| 型号： | ICS950223YFLFT |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 200.4 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封装： | 0.300 INCH, LEAD FREE, MO-118, SSOP-48 |
| 文件页数： | 6/24页 |
| 文件大小： | 209K |
| 代理商： | ICS950223YFLFT |
14
Integrated
Circuit
Systems, Inc.
ICS950223
0496C—05/06/05
I
2
C Table: Output Divider Control Register
Bit 7
CPU Div3
RW
X
Bit 6
CPU Div2
RW
X
Bit 5
CPU Div1
RW
X
Bit 4
CPU Div0
RW
X
Bit 3
CPU Div3
RW
X
Bit 2
CPU Div2
RW
X
Bit 1
CPU Div1
RW
X
Bit 0
CPU Div0
RW
X
CPUCLK [1:0] divider
ratio can be configured
via these 4 bits
individually.
See Table 3: Divider Ratio
Combination Table
-
Type
0
1
PWD
CPUCLK2 divider ratio
can be configured via
these 4 bits individually.
Byte 15
Pin #
Name
Control Function
See Table 3: Divider Ratio
Combination Table
Table 3: CPU, AGP and PCI Divider Ratio Combination Table
Bit
00011011
MSB
124
8
00
0
2
100
4
1000
8
1100
16
01
1
3
101
6
1001
12
1101
24
10
10
5
110
10
1010
20
1110
40
11
11
7
111
14
1011
28
1111
56
LSB
Address
Div
Address
Div
Address
Div
Address
Div
Divider (3:2)
D
iv
id
e
r(1
:0
)
I
2
C Table: Output Divider Control Register
Bit 7
3V66 Div3
RW
X
Bit 6
3V66 Div2
RW
X
Bit 5
3V66 Div1
RW
X
Bit 4
3V66 Div0
RW
X
Bit 3
3V66 Div3
RW
X
Bit 2
3V66 Div2
RW
X
Bit 1
3V66 Div1
RW
X
Bit 0
3V66 Div0
RW
X
I
2
C Table: Output Divider Control Register
Bit 7
3V66INV
3V66[3:2] Phase Invert
RW
Default
Inverse
X
Bit 6
3V66INV
3V66[1:0] Phase Invert
RW
Default
Inverse
X
Bit 5
CPUINV
CPU Phase Invert
RW
Default
Inverse
X
Bit 4
CPUINV
CPU Phase Invert
RW
Default
Inverse
X
Bit 3
PCI Div3
RW
X
Bit 2
PCI Div2
RW
X
Bit 1
PCI Div1
RW
X
Bit 0
PCI Div0
RW
X
PWD
-
PCI divider ratio can
be configured via these
4 bits individually.
See Table 3: Divider Ratio
Combination Table
-
Name
Control Function
Type
0
-
3V66 [1:0] divider ratio
can be configured via
these 4 bits individually.
See Table 3: Divider Ratio
Combination Table
-
1
Type
0
1
PWD
Byte 16
Pin #
Name
Control Function
-
3V66 [3:2] divider ratio
can be configured via
these 4 bits individually
See Table 3: Divider Ratio
Combination Table
-
Byte 17
Pin #
-
相关PDF资料 |
PDF描述 |
|---|---|
| ICS950227YFLFT | 133.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| ICS950227YFT | 133.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| ICS950227YFLFT | 133.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| ICS950227YFT | 133.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| ICS950402YFT-LF | 300 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS950227 | 制造商:ICS 制造商全称:ICS 功能描述:Programmable Timing Control Hub for P4 |
| ICS9502P | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Industrial Control IC |
| ICS950401 | 制造商:ICS 制造商全称:ICS 功能描述:AMD - K8TM System Clock Chip |
| ICS950402 | 制造商:ICS 制造商全称:ICS 功能描述:AMD - K8 System Clock Chip |
| ICS950402YFLF-T | 制造商:ICS 制造商全称:ICS 功能描述:AMD - K8 System Clock Chip |
发布紧急采购，3分钟左右您将得到回复。