- 您现在的位置：买卖IC网 > PDF目录67112 > ICSSSTVA16859YKLF-T SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, QCC56 PDF资料下载
参数资料
| 型号： | ICSSSTVA16859YKLF-T |
| 元件分类： | 锁存器 |
| 英文描述： | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, QCC56 |
| 封装： | MLF2-56 |
| 文件页数： | 8/10页 |
| 文件大小： | 104K |
| 代理商： | ICSSSTVA16859YKLF-T |
7
ICSSSTVA16859
0882C—09/23/04
Timing Requirements
1
(over recommended operating free-air temperature range, unless otherwise noted)
MIN
MAX
fclock
Clock frequency
270
MHz
tSL
Output slew rate
1
4
V/ns
Setup time, fast slew rate
2 & 4
0.4
ns
Setup time, slow slew rate
3 & 4
0.6
ns
Hold time, fast slew rate
2 & 4
0.4
ns
Hold time, slow slew rate
3 & 4
0.5
ns
1 - Guaranteed by design, not 100% tested in production.
2 - For data signal input slew rate of
≥ 1V/ns.
4 - CLK, CLK# signals input slew rate of
≥ 1V/ns.
SYMBOL
tS
Th
Notes:
3 - For data signal input slew rate of
≥ 0.5V/ns and < 1V/ns.
VDDQ = 2.5V ± 0.2V
UNITS
PARAMETERS
Data before CLK
↑ , CLK#↓
Data after CLK
↑ , CLK#↓
Switching Characteristics - DDRI/DDR333 (PC1600, PC2100, PC2700)
(over recommended operating free-air temperature range, unless otherwise noted) (see Figure 1)
MIN
TYP
MAX
fmax
210
MHz
CLK, CLK# (TSSOP)
Q
1.6
2.1
2.6
ns
CLK, CLK# (VFQFN[MLF2])
Q
1.6
2.1
2.6
ns
tphl
RESET#
Q
3.5
ns
SYMBOL
VDD = 2.5V ±0.2V
UNITS
From
(Input)
To
(Output)
tPD
Switching Characteristics - DDRI-400 (PC3200)
(over recommended operating free-air temperature range, unless otherwise noted) (see Figure 1)
MIN
TYP
MAX
fmax
210
MHz
tPD
Q
1.1
1.65
ns
tPDSS
Q1.9
ns
tPD
CLK, CLK# (TSSOP)
Q
1.1
1.6
1.85
ns
tphl
RESET#
Q
3.5
ns
SYMBOL
VDD = 2.6V ±0.1V
UNITS
From
(Input)
To
(Output)
(VFQFN[MLF2])
相关PDF资料 |
PDF描述 |
|---|---|
| ICSSSTVA16859YG-T | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO64 |
| ICSSSTVA16859YGLF-T | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO64 |
| ICSSSTVF16857YGLF-T | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48 |
| ICSSSTVF16857YG-T | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48 |
| ICSSSTVF16857YLLF-T | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICSSSTVF16859 | 制造商:ICS 制造商全称:ICS 功能描述:DDR 13-Bit to 26-Bit Registered Buffer |
| ICSSSTVF16859BKLFT | 制造商:ICS 功能描述: |
| ICSSSTVF16859BKT | 制造商:ICS 功能描述: |
| ICSSSTVF16859YK | 制造商:ICS 制造商全称:ICS 功能描述:DDR 13-Bit to 26-Bit Registered Buffer |
| ICSS-VE-PU-N | 制造商:Black Box Corporation 功能描述:iCOMPEL S Series VESA Publisher |
发布紧急采购，3分钟左右您将得到回复。