- 您现在的位置：买卖IC网 > PDF目录65572 > IDT2308A-2HDCI8 (INTEGRATED DEVICE TECHNOLOGY INC) 2308 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 PDF资料下载
参数资料
| 型号： | IDT2308A-2HDCI8 |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | 2308 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| 封装： | SOIC-16 |
| 文件页数： | 1/10页 |
| 文件大小： | 70K |
| 代理商： | IDT2308A-2HDCI8 |
1
COMMERCIALANDINDUSTRIALTEMPERATURERANGES
IDT2308A
3.3V ZERO DELAY CLOCK MULTIPLIER
JULY 2004
2004
Integrated Device Technology, Inc.
DSC 6587/9
c
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
FEATURES:
Phase-Lock Loop Clock Distribution for Applications ranging
from 10MHz to 133MHz operating frequency
Distributes one clock input to two banks of four outputs
Separate output enable for each output bank
External feedback (FBK) pin is used to synchronize the outputs
to the clock input
Output Skew <200 ps
Low jitter <200 ps cycle-to-cycle
1x, 2x, 4x output options (see table):
– IDT2308A-1 1x
– IDT2308A-2 1x, 2x
– IDT2308A-3 2x, 4x
– IDT2308A-4 2x
– IDT2308A-1H and -2H for High Drive
No external RC network required
Operates at 3.3V VDD
Available in SOIC and TSSOP packages
FUNCTIONAL BLOCK DIAGRAM
DESCRIPTION:
The IDT2308A is a high-speed phase-lock loop (PLL) clock multiplier. It is
designed to address high-speed clock distribution and multiplication applica-
tions. The zero delay is achieved by aligning the phase between the incoming
clock and the output clock, operable within the range of 10 to 133MHz.
TheIDT2308Ahastwobanksoffouroutputseachthatarecontrolledviatwo
select addresses. By proper selection of input addresses, both banks can be
put in tri-state mode. In test mode, the PLL is turned off, and the input clock
directly drives the outputs for system testing purposes. In the absence of an
input clock, the IDT2308A enters power down. In this mode, the device will
draw less than 12A for Commercial Temperature range and less than 25 A
for Industrial temperature range, and the outputs are tri-stated.
The IDT2308A is available in six unique configurations for both pre-
scaling and multiplication of the Input REF Clock. (See available options
table.)
The PLL is closed externally to provide more flexibility by allowing the user
to control the delay between the input clock and the outputs.
The IDT2308A is characterized for both Industrial and Commercial opera-
tion.
IDT2308A
3.3V ZERO DELAY CLOCK
MULTIPLIER
PLL
S1
2
14
15
3
CLKA1
CLKA2
CLKA3
CLKA4
6
10
11
CLKB1
CLKB2
CLKB3
CLKB4
9
FBK
16
Control
Logic
7
8
1
REF
S2
(-2, -3)
(-3, -4)
2
相关PDF资料 |
PDF描述 |
|---|---|
| IDT2308A-1DCGI8 | 2308 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| IDT2308A-1DCG8 | 2308 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| IDT2308A-4DCG8 | 2308 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| IDT2308A-1HPGI8 | 2308 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| IDT2308A-1DC8 | 2308 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT2308A-2HPG | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:3.3V ZERO DELAY CLOCK MULTIPLIER |
| IDT2308A-2HPGG | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:3.3V ZERO DELAY CLOCK MULTIPLIER |
| IDT2308A-2HPGGI | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:3.3V ZERO DELAY CLOCK MULTIPLIER |
| IDT2308A-2HPGI | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:3.3V ZERO DELAY CLOCK MULTIPLIER |
| IDT2308A-2PG | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:3.3V ZERO DELAY CLOCK MULTIPLIER |
发布紧急采购，3分钟左右您将得到回复。