- 您现在的位置：买卖IC网 > PDF目录378608 > IDT5991A-2JI (INTEGRATED DEVICE TECHNOLOGY INC) PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK PDF资料下载
参数资料
| 型号： | IDT5991A-2JI |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK |
| 中文描述： | 5991 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC32 |
| 封装： | PLASTIC, LCC-32 |
| 文件页数： | 5/8页 |
| 文件大小： | 67K |
| 代理商： | IDT5991A-2JI |
5
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
IDT5991A
PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK
INPUT TIMING REQUIREMENTS
Symbol
t
R
, t
F
Maximuminput rise and fall times, 0.8V to 2V
t
PWC
Input clock pulse, HIGH or LOW
D
H
Input duty cycle
R
EF
Reference Clock Input
Description
(1)
Min.
—
3
10
3.75
Max.
10
—
90
100
Unit
ns/V
ns
%
MHz
NOTE:
1. Where pulse width implied by D
H
is less than t
PWC
limt, t
PWC
limt applies.
SWITCHING CHARACTERISTICS OV ER OPERATING RANGE
IDT5991A-2
Typ.
IDT5991A-5
Typ.
IDT5991A-7
Typ.
Symbol
F
NOM
t
RPWH
t
RPWL
t
U
t
SKEWPR
t
SKEW0
t
SKEW1
Parameter
VCO Frequency Range
REF Pulse Width HIGH
(1)
REF Pulse Width LOW
(1)
Programmable Skew Time Unit
Zero Output Matched-Pair Skew (xQ
0
, xQ
1
)
(1,2,3)
Zero Output Skew (All Outputs)
(1,4,5)
Output Skew
(Rise-Rise, Fall-Fall, Same Class Outputs)
(1,3)
Output Skew
(Rise-Fall, Nomnal-Inverted, Divided-Divided)
(1,6)
Output Skew
(Rise-Rise, Fall-Fall, Different Class Outputs)
(1,6)
Output Skew
(Rise-Fall, Nomnal-Divided, Divided-Inverted)
(1,2)
Device-to-Device Skew
(1,2,7)
REF Input to FB Propagation Delay
(1,9)
Output Duty Cycle Variation from50%
(1)
Output HIGH Time Deviation from50%
(1,10)
Output LOW Time Deviation from50%
(1,11)
Output Rise Time
(1)
Output Fall Time
(1)
PLL Lock Time
(8)
Cycle-to-Cycle Output Jitter
(1)
Min.
Max.
See PLL Programmable Skew Range and Resolution Table
—
3
—
—
3
—
See Control Summary Table
0.2
—
0.1
0.25
—
0.25
0.5
—
0.6
Min.
Max.
Min.
Max.
Unit
3
3
—
—
—
—
3
3
—
—
—
—
ns
ns
—
—
—
0.05
0.1
0.25
0.25
0.5
0.7
—
—
—
0.1
0.3
0.6
0.25
0.75
1
ns
ns
ns
t
SKEW2
—
0.5
1
—
0.5
1.2
—
0.5
1.5
ns
t
SKEW3
—
0.25
0.5
—
0.5
0.7
—
0.7
1.2
ns
t
SKEW4
—
0.5
0.9
—
0.5
1
—
1.2
1.7
ns
t
DEV
t
PD
t
ODCV
t
PWH
t
PWL
t
ORISE
t
OFALL
t
LOCK
t
JR
—
—
0
0
—
—
1
1
—
—
—
0.75
0.25
1.2
2
2.5
1.2
1.2
0.5
25
200
—
—
0
0
—
—
1
1
—
—
—
1.25
0.5
1.2
2.5
3
1.5
1.5
0.5
25
200
—
—
0
0
—
—
1.5
1.5
—
—
—
1.65
0.7
1.2
3
3.5
2.5
2.5
0.5
25
200
ns
ns
ns
ns
ns
ns
ns
ms
ps
0.25
1.2
—
—
0.15
0.15
—
—
—
0.5
1.2
—
—
0.15
0.15
—
—
—
0.7
1.2
—
—
0.15
0.15
—
—
—
RMS
Peak-to-Peak
NOTES:
1. All timng and jitter tolerances apply for F
NOM
> 25MHz.
2. Skew is the time between the earliest and the latest output transition among all outputs for which the same t
U
delay has been selected when all are loaded with the specified
load.
3. t
SKEWPR
is the skew between a pair of outputs (xQ
0
and xQ
1
) when all eight outputs are selected for 0t
U
.
4. t
SKEW0
is the skew between outputs when they are selected for 0t
U
.
5. For IDT5991A-2 t
SKEW0
is measured with C
L
= 0pF; for C
L
= 30pF, t
SKEW0
= 0.35ns Max.
6. There are 3 classes of outputs: Nomnal (multiple of t
U
delay), Inverted (4Q
0
and 4Q
1
only with 4F
0
= 4F
1
= HIGH), and Divided (3Qx and 4Qx only in Divide-by-2 or Divide-
by-4 mode).
7. t
DEV
is the output-to-output skew between any two devices operating under the same conditions (V
CC
, ambient temperature, air flow, etc.)
8. t
LOCK
is the time that is required before synchronization is achieved. This specification is valid only after V
CC
is stable and within normal operating limts. This parameter is
measured fromthe application of a new signal or frequency at REF or FB until t
PD
is within specified limts.
9. t
PD
is measured with REF input rise and fall times (from0.8V to 2V
) of 1ns.
10. Measured at 2V.
11. Measured at 0.8V.
相关PDF资料 |
PDF描述 |
|---|---|
| IDT5991A-5JI | PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK |
| IDT5T2010 | 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK |
| IDT5T2010BBI | 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK |
| IDT5T2010NLI | 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK |
| IDT5V927 | Quad Output Clock Generator |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT5991A-5JGI | 功能描述:IC CLK DVR PLL FANOUT 32-PLCC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:TurboClock™ 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| IDT5991A-5JGI8 | 功能描述:IC CLK DVR PLL FANOUT 32-PLCC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:TurboClock™ 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| IDT5991A-7JGI | 功能描述:IC CLK DVR PLL FANOUT 32-PLCC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:TurboClock™ 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| IDT5991A-7JGI8 | 功能描述:IC CLK DVR PLL FANOUT 32-PLCC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:TurboClock™ 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| IDT5991A-7JI | 制造商:Integrated Device Technology Inc 功能描述: |
发布紧急采购，3分钟左右您将得到回复。